• 제목/요약/키워드: functional delay

검색결과 225건 처리시간 0.02초

개선된 적분부등식을 이용한 시간지연 선형 시스템의 안정성 (Stability of Time-delayed Linear Systems using an Improved Integral Inequality)

  • 김진훈
    • 전기학회논문지
    • /
    • 제66권5호
    • /
    • pp.806-811
    • /
    • 2017
  • This paper considers the delay-dependent stability of linear systems with a time-varying delay in the frame work of Lyapunov-Krasovskii functional(LKF) approach. In this approach, an integral inequality is essential to estimate the upper bound of time-derivative of LKF, and a less conservative one is needed to get a less conservative stability result. In this paper, based on free weighting matrices, an improved integral inequality encompassing well-known results is proposed and then a stability result in the form of linear matrix inequality is derived based on an augmented LKF. Finally, two well-known numerical examples are given to demonstrate the usefulness of the proposed result.

시간지연을 가지는 전자광학 추적 시스템의 칼만필터를 이용한 표적 추적 성능 개선 방법 (A Target Tracking Accuracy Improvement Method by Kalman Filter for EOTS with Time Delay)

  • 마진석;권우현
    • 한국군사과학기술학회지
    • /
    • 제2권1호
    • /
    • pp.170-182
    • /
    • 1999
  • 본 논문에서는 전자광학 추적 시스템의 영상추적부가 가지는 시간지연 특성을 보상하여 추적 성능을 향상할 수 있는 방법을 제시하였다. 제안된 방법은 Smith 예측기와 칼만 필터를 사용하여 시선의 시간지연 현상 및 표적의 기동정보 지연에 대한 보상을 가능하게하여 기존의 PI 또는 Smith 예측기만의 제어루프를 사용한 경우보다 추적 오차를 매우 줄일 수 있다. 제안된 방법의 타당성 확인을 위하여 실제 EOTS에 적용하여 다양한 모의실험 및 실험을 실시하여 그 성능 향상을 확인하였다.

  • PDF

상위단계 설계 검증을 위한 논리/타이밍 추출 시스템의 설계 (Design of A Logic/Timing Extraction System for Higher-level Design Verification)

  • 이용재;문인호;황선영
    • 전자공학회논문지A
    • /
    • 제30A권2호
    • /
    • pp.76-85
    • /
    • 1993
  • This paper describes the design of a technology-independent logic, function, and timing extraction system from SPICE-like network descriptions. Technology-independent extraction mechanism is provided in the form of technology files containing the rules for constructing logic gates and functional blocks. The designed system can be more effectively used in cell-based design by describing the cells to be extracted. Timing extraction is performed by using a linear RC gate delay model which takes interconnection delay into account. Experimental results show that estimated delay is within 10 percents for logic gate circuits when compared with SPICE. Through higher-level design descriptions obtained by extraction, design cycles can be considerably reduces.

  • PDF

ASYMPTIOTIC BEHAVIOR FOR THE VISCOELASTIC KIRCHHOFF TYPE EQUATION WITH AN INTERNAL TIME-VARYING DELAY TERM

  • Kim, Daewook
    • East Asian mathematical journal
    • /
    • 제32권3호
    • /
    • pp.399-412
    • /
    • 2016
  • In this paper, we study the viscoelastic Kirchhoff type equation with the following nonlinear source and time-varying delay $$u_{tt}-M(x,t,{\parallel}{\nabla}u(t){\parallel}^2){\Delta}u+{\int_{0}^{t}}h(t-{\tau})div[a(x){\nabla}u({\tau})]d{\tau}\\+{\parallel}u{\parallel}^{\gamma}u+{\mu}_1u_t(x,t)+{\mu}_2u_t(x,t-s(t))=0.$$ Under the smallness condition with respect to Kirchhoff coefficient and the relaxation function and other assumptions, we prove the uniform decay rate of the Kirchhoff type energy.

Worst-case optimal feedback control policy for a remote electrical drive system with time-delay

  • 고유;장정;이창구;정길도
    • 대한전기학회:학술대회논문집
    • /
    • 대한전기학회 2007년도 심포지엄 논문집 정보 및 제어부문
    • /
    • pp.92-94
    • /
    • 2007
  • This paper considers an optimal control problem for a remote control to an electrical drive system with a DC motor. Since it is a linear control system with time-delay subject to unknown but bounded disturbance, we construct a worst-case feedback control policy. This policy can guarantee that, for all admissible uncertain disturbances, the real system state should be in a prescribed neighborhood of a desired value, and the cost functional takes the best guarantee value. The worst-case feedback control policy is allowed to be corrected at one correction point between the initial to the final time, which is equivalent to solving a 1-level min-max problem. Since the min-max problem at the stage does not yield a simple analytical solution, we consider an approximate control policy, which is equivalent and can be solved explicitly m the numerical experiments.

  • PDF

An On-Chip Test Clock Control Scheme for Circuit Aging Monitoring

  • Yi, Hyunbean
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • 제13권1호
    • /
    • pp.71-78
    • /
    • 2013
  • In highly reliable and durable systems, failures due to aging might result in catastrophes. Aging monitoring techniques to prevent catastrophes by predicting such a failure are required. Aging can be monitored by performing a delay test at faster clocks than functional clock in field and checking the current delay state from the test clock frequencies at which the delay test is passed or failed. In this paper, we focus on test clock control scheme for a system-on-chip (SoC) with multiple clock domains. We describe limitations of existing at-speed test clock control methods and present an on-chip faster-than-at-speed test clock control scheme for intra/inter-clock domain test. Experimental results show our simulation results and area analysis. With a simple control scheme, with low area overhead, and without any modification of scan architecture, the proposed method enables faster-than-at-speed test of SoCs with multiple clock domains.

시간지연 선형시스템의 $H_{\infty)$ 제어 ($H_{\infty)$ Control of Linear Delay Systems)

  • 정은태;권성하;김종해;박홍배
    • 제어로봇시스템학회논문지
    • /
    • 제4권2호
    • /
    • pp.151-156
    • /
    • 1998
  • This paper presents an $H_{\infty)$ output feedback controller design method for linear systems with delayed state, delayed control input, and delayed masurement output. Using a Lyapunov functional, the stability for delayed systems is discussed independently of delays. Also, sufficient condition for the existence of $H_{\infty)$ controllers of any order is given in terms of three linear matrix inequalities(LMIs). Based on positive definite solutions of their LMIs, we briefly explain the way to construct $H_{\infty)$ controller, which stabilizes time-delay systems independently of delays and guarantees an $H_{\infty)$norm bound.

  • PDF

시변지연을 가진 뉴트럴 타입의 퍼지 마르코비안 점핑 홉필드 뉴럴 네트워크에 대한 지연의존 안정성 판별법 (Delay-dependent Stability Criteria for Fuzzy Markovian Jumping Hopfield Neural Networks of Neutral Type with Time-varying Delays)

  • 박명진;권오민;박주현;이상문
    • 전기학회논문지
    • /
    • 제60권2호
    • /
    • pp.376-382
    • /
    • 2011
  • This paper proposes delay-dependent stability conditions of the fuzzy Markovian jumping Hopfield neural networks of neutral type with time-varying delays. By constructing a suitable Lyapunov-Krasovskii's (L-K) functional and utilizing Finsler's lemma, new delay-dependent stability criteria for the systems are established in terms of linear matrix inequalities (LMIs) which can be easily solved by various effective optimization algorithms. A numerical example is given to illustrate the effectiveness of the proposed methods.

SOLUTION OF A NONLINEAR DELAY INTEGRAL EQUATION VIA A FASTER ITERATIVE METHOD

  • James Abah Ugboh;Joseph Oboyi;Mfon Okon Udo;Emem Okon Ekpenyong;Chukwuka Fernando Chikwe;Ojen Kumar Narain
    • Nonlinear Functional Analysis and Applications
    • /
    • 제29권1호
    • /
    • pp.179-195
    • /
    • 2024
  • In this article, we study the Picard-Ishikawa iterative method for approximating the fixed point of generalized α-Reich-Suzuki nonexpanisive mappings. The weak and strong convergence theorems of the considered method are established with mild assumptions. Numerical example is provided to illustrate the computational efficiency of the studied method. We apply our results to the solution of a nonlinear delay integral equation. The results in this article are improvements of well-known results.

IN 서비스를 제공하기 위한 SCP와 HLR 통합 구조의 성능 평가에 대한 연구 (A Study on Performance Evaluation of SCP and HLR Integration supporting IN Services)

  • 이용;김현숙;송주석
    • 한국통신학회논문지
    • /
    • 제24권7A호
    • /
    • pp.1064-1073
    • /
    • 1999
  • 유무선 통신 시스템의 구축에서 셀룰러 네트워크와 지능망을 분리시키는 것은 일반적으로 이동 통신 관련 서비스를 제공하는데 적합하지 않으므로 IMT-2000은 기본적으로 지능망을 통하여 구현된다. 그러나 아직까지 IMT-2000의 기능 구현에 필요한 각 기능 실체들이 실제로 물리실체에 어떻게 대응이 이루어져야 하는지는 결정되지 않고 있다. 따라서 이 논문은 IMT-200에 필요한 각 기능 실체들을 물리 실체에 대응하는 방안과 이러한 대응에 따른 통합 모델을 제시하고 이 모델에서 일반 이동망호와 지능망 서비스호에 대한 호 처리 시나리오를 제시하고자 한다. 또한 이러한 호 처리 시나리오에 의하여 제공되는 이동망 호와 지능망 서비스 호에 대한 평균 서비스 지연 시간과 각 노드별 지연 시간을 측정하여, 기존의 IMT-2000 모델과 성능을 비교하도록 한다.

  • PDF