• Title/Summary/Keyword: Floating gate

Search Result 192, Processing Time 0.024 seconds

A New Dual Gate Transistor Employing Thyristor Action (사이리스터 동작을 이용한 새로운 이중 게이트 트랜지스터)

  • 하민우;전병철;최연익;한민구
    • The Transactions of the Korean Institute of Electrical Engineers C
    • /
    • v.53 no.7
    • /
    • pp.358-363
    • /
    • 2004
  • A new 600 V dual gate transistor employing thyristor action, which incorporates floating PN junction and trench gate IGBT, is proposed to improve the forward current-voltage characteristics and the short circuit ruggedness. Our two-dimensional numerical simulation shows that the proposed device exhibits low forward voltage drop and eliminates the snapback phenomena compared with conventional trench gate IGBT and EST The proposed device achieves high current saturation characteristics by separating floating N+ emitter and cathode. The proposed device achieves low saturation current value compared with conventional devices, and the short-circuit ruggedness is improved. The proposed device may be suitable for the use of high voltage switching applications.

A Study on the Characteristics of AC Floating Discharge in the PDPs (PDP의 AC Floating 방전특성에 관한 연구)

  • 이재희;손현성;염정덕
    • Proceedings of the Korean Institute of IIIuminating and Electrical Installation Engineers Conference
    • /
    • 2003.11a
    • /
    • pp.49-53
    • /
    • 2003
  • 본, 연구는 새로운 기체방전 AND gate를 AC 3전극 면방전 PDP에 적용하기 위한 AC-DC floating 방전을 사용한 어드레스 구동특성을 해석한 것이다. 실험결과 floating 방전을 이용하여 어드레스 방전을 개시시킬 수 있었으며 표시방전까지 용이하게 동작시킬 수가 있었다. 또한 floating 방전과 타이밍을 동기시켜 보조전극에 프라이밍 방전을 일으켜 줌으로써 floating 방전 공간에 공간전하를 충분히 공급해 줌으로써 데이터 전압을 100V 정도까지 낮출 수 있었으며 어드레스 동작 마진도 100V 정도까지 얻을 수가 있었다.

  • PDF

EEPROM Charge Sensors (EEPROM을 이용한 전하센서)

  • Lee, Dong-Kyu;Jin, Hai-Feng;Yang, Byung-Do;Kim, Young-Suk;Lee, Hyung-Gyoo
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.23 no.8
    • /
    • pp.605-610
    • /
    • 2010
  • The devices based on electrically erasable programmable read-only memory (EEPROM) structure are proposed for the detection of external electric charges. A large size charge contact window (CCW) extended from the floating gate is employed to immobilize external charges, and a control gate with stacked metal-insulator-metal (MIM) capacitor is adapted for a standard single polysilicon CMOS process. When positive voltage is applied to the capacitor of CCW of an n-channel EEPROM, the drain current increases due to the negative shift of its threshold voltage. Also when a pre-charged external capacitor is directly connected to the floating gate metal of CCW, the positive charges of the external capacitor make the drain current increase for n-channel, whereas the negative charges cause it to decrease. For an p-channel, however, the opposite behaviors are observed by the external voltage and charges. With the attachment of external charges to the CCW of EEPROM inverter, the characteristic inverter voltage behavior shifts from the reference curve dependent on external charge polarity. Therefore, we have demonstrated that the EEPROM inverter is capable of detecting external immobilized charges on the floating gate. and these devices are applicable to sensing the pH's or biomolecular reactions.

Analysis of Two-step programming characteristics of the flash EEPROM's (Flash EEPROM의 two-step 프로그램 특성 분석)

  • 이재호;김병일;박근형;김남수;이형규
    • Journal of the Korean Institute of Telematics and Electronics D
    • /
    • v.34D no.9
    • /
    • pp.56-63
    • /
    • 1997
  • There generally exists a large variation in the thereshold voltages of the flash EEPROM cells after they are erased by using th fowler-nordheim tunneling, thereby getting some cells to be overeased. If the overerased cells are programmed with the conventional one-step programming scheme where an 12-13V pulse with the duration of 100.mu.S is applie don the control gate for the programming, they can suffer from the significant degradation of the reliability of the gate oxide. A two-step programming schem, where an 8/12 V pulse with a duration of 50.mu.S for each voltage is applied on the control gate for the programming, has been studied to solve the problem. The experimental results hav eshown that there is little difference in the programming characteristics between those two schemes, whereas the degradation of the gate oxide due to the programming can be significantly reduced with the two-step programming scheme compared to that with the one-step programming scheme. This is possibly because the positive charge stored in the floating gate of the overerased cells is compensate dwith the electrons injected into the floating gate while the 8V pulse is applied on the control gate, which leaves the overerased cells in the normally erased state after the duration of the 8V pulse.

  • PDF

Optimization on the Characteristics of DC Discharge Cell in the AND Gate PDPs (ADN Gate PDP의 DC 방전셀 방전특성 최적화)

  • Ryeom, Jeong-Duk
    • Journal of the Korean Institute of Illuminating and Electrical Installation Engineers
    • /
    • v.18 no.3
    • /
    • pp.34-39
    • /
    • 2004
  • This research investigated the influence on the 4 cell of DC discharge on the side of the discharge characteristic. This DC discharge cells are that composes AND gate of AND gate PDP newly proposed. As for the discharge starting voltage of this discharge cell of 4 pieces, it has been understood that there is deeply a relation up to the space charge generated from the discharge of adjoining discharge cell through the experiment. The discharge voltages which had become each discharge cell optimizations from the experiment result were decided. Moreover, the width of the margin of two AND input voltages is wide and the AND function occurs clearly. However, it has been qualitatively understood that it is difficult enough to obtain the operation margin of the DC priming discharge used to address discharge of PDP.

ZnO와 Al 나노 입자를 이용한 나노플로팅 게이트 메모리 특성

  • Kim, Seong-Su;Park, Byeong-Jun;Jo, Gyeong-A;Kim, Sang-Sik
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2009.11a
    • /
    • pp.255-255
    • /
    • 2009
  • In this work, nonvolatile nano-floating gate memory devices were fabricated with ZnO films and Al nanoparticles using the sputtering method on a glass substrate. Al nanoparticles acted as floating gate nodes in the devices. The fabricated device exhibits a threshold voltage shift of 1.7 V.

  • PDF

Recent Advance of Flexible Organic Memory Device

  • Kim, Jaeyong;Hung, Tran Quang;Kim, Choongik
    • Journal of Semiconductor Engineering
    • /
    • v.1 no.1
    • /
    • pp.38-45
    • /
    • 2020
  • With the recent emergence of foldable electronic devices, interest in flexible organic memory is significantly growing. There are three types of flexible organic memory that have been researched so far: floating-gate (FG) memory, ferroelectric field-effect-transistor (FeFET) memory, and resistive memory. Herein, performance parameters and operation mechanisms of each type of memory device are introduced, along with a brief summarization of recent research progress in flexible organic memory.

Quantitative Analysis on Voltage Schemes for Reliable Operations of a Floating Gate Type Double Gate Nonvolatile Memory Cell

  • Cho, Seong-Jae;Park, Il-Han;Kim, Tae-Hun;Lee, Jung-Hoon;Lee, Jong-Duk;Shin, Hyung-Cheol;Park, Byung-Gook
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.5 no.3
    • /
    • pp.195-203
    • /
    • 2005
  • Recently, a novel multi-bit nonvolatile memory based on double gate (DG) MOSFET is proposed to overcome the short channel effects and to increase the memory density. We need more complex voltage schemes for DG MOSFET devices. In view of peripheral circuits driving memory cells, one should consider various voltage sources used for several operations. It is one of the key issues to minimize the number of voltage sources. This criterion needs more caution in considering a DG nonvolatile memory cell that inevitably requires more number of events for voltage sources. Therefore figuring out the permissible range of operating bias should be preceded for reliable operation. We found that reliable operation largely depends on the depletion conditions of the silicon channel according to charge amount stored in the floating gates and the negative control gate voltages applied for read operation. We used Silvaco Atlas, a 2D numerical simulation tool as the device simulator.

One step facile synthesis of Au nanoparticle-cyclized polyacrylonitrile composite films and their use in organic nano-floating gate memory applications

  • Jang, Seok-Jae;Jo, Se-Bin;Jo, Hae-Na;Lee, Sang-A;Bae, Su-Gang;Lee, Sang-Hyeon;Hwang, Jun-Yeon;Jo, Han-Ik;Wang, Geon-Uk;Kim, Tae-Uk
    • Proceedings of the Korean Vacuum Society Conference
    • /
    • 2016.02a
    • /
    • pp.307.2-307.2
    • /
    • 2016
  • In this study, we synthesized Au nanoparticles (AuNPs) in polyacrylonitrile (PAN) thin films using a simple annealing process in the solid phase. The synthetic conditions were systematically controlled and optimized by varying the concentration of the Au salt solution and the annealing temperature. X-ray photoelectron spectroscopy (XPS) confirmed their chemical state, and transmission electron microscopy (TEM) verified the successful synthesis, size, and density of AuNPs. Au nanoparticles were generated from the thermal decomposition of the Au salt and stabilized during the cyclization of the PAN matrix. For actual device applications, previous synthetic techniques have required the synthesis of AuNPs in a liquid phase and an additional process to form the thin film layer, such as spin-coating, dip-coating, Langmuir-Blodgett, or high vacuum deposition. In contrast, our one-step synthesis could produce gold nanoparticles from the Au salt contained in a solid matrix with an easy heat treatment. The PAN:AuNPs composite was used as the charge trap layer of an organic nano-floating gate memory (ONFGM). The memory devices exhibited a high on/off ratio (over $10^6$), large hysteresis windows (76.7 V), and a stable endurance performance (>3000 cycles), indicating that our stabilized PAN:AuNPs composite film is a potential charge trap medium for next generation organic nano-floating gate memory transistors.

  • PDF

Design of Charge Pump Circuit for Intelligent Power Module of Floating Gate Power Supply (Intelligent Power Module의 플로팅 게이트 전원 공급을 위한 전하 펌프 회로의 설계)

  • Lim, Jeong-Gyu;Kim, Seok-Hwan;Seo, Eun-Kyung;Chung, Se-Kyo
    • Proceedings of the KIPE Conference
    • /
    • 2005.07a
    • /
    • pp.421-423
    • /
    • 2005
  • A bootstrap circuit for floating power supply has the advantage of being simple and inexpensive. However, the duty cycle and on-time are limited by the requirement to refresh the charge in the bootstrap capacitor. Hence, this paper deals with a design of charge pump circuit for a floating gate power supply of an IPM. The operation of the proposed circuit applied by three-phase inverter system for driving induction motor are verified through the experiments.

  • PDF