• Proceedings of the Korean Information Science Society Conference
• /
• 1998.10a
• /
• pp.691-693
• /
• 1998

A parallel processing systolic array reduces execution time of the Back-propagation ANN. But, systolic array must be designed whenever the number of neurons in the ANN differ. To use the systolic array which is aready designed ad a fixed size VLSI chip, partition of the problem size systolic array must be performed. This paper presents a design method of the fixed size systolic array for the Back-propagation algorthm using LSGP and LPGS partion method

• Journal of the Korean Institute of Telematics and Electronics B
• /
• v.31B no.5
• /
• pp.73-80
• /
• 1994

This paper deals with a new design scheme to reduce the array multiplication time by modifing the structure of the CSA array in the conventional array miltyplier. A circuit with the suggested scheme is designed and simulated. The suggested scheme is to assign the inputs of addend and augend faster than carry input to the CSA. It is shown that the operation time of the CSA array is reduced to 50%.

• The Journal of the Acoustical Society of Korea
• /
• v.37 no.1
• /
• pp.53-59
• /
• 2018

In this study, a new design method is developed to optimize the structure of an underwater sparse array sensor. The purpose of this research is to design the structure of a sparse array that has the performance equivalent to a fully sampled array. The directional factor of a sparse planar array is derived as a function of the structural parameters of the array. With the derived equation, the structure of the sparse array sensor is designed to have the performance equivalent to that of the fully array sensor through structural optimization of the number and location of transmitting and receiving elements in the array. The designed sparse array sensor shows beam patterns very close to those of the fully array sensor in terms of PSLL (Peak Side Lobe Level) and MLBW (Main Lobe Beam Width), which confirms the effectiveness of the present optimal design method. Further, the validity of the analytic beam patterns is verified by comparing them with those from the FEA (Finite Element Analysis) of the optimized sparse array structure.

• Journal of the Korean Data and Information Science Society
• /
• v.11 no.1
• /
• pp.65-72
• /
• 2000

Robust design is an approach to reducing performance variation of quality characteristic values in quality engineering. Taguchi parameter design has a great deal of advantages but it also has some disadvantages. The various research efforts aimed at developing alternative methods. In the Taguchi parameter design, the product-array approach using orthogonal arrays is mainly used. However, it often requires an excessive number of experiments. An alternative approach, which is called the combined-array approach, was suggested by Welch et. al. (1990) and studied by others. In this paper we make a comparative study on optimization procedures to robust design in the two different experimental design(product array, combined array) approaches the Mough the Monte Carlo simulation.

• Proceedings of the Korean Society for Noise and Vibration Engineering Conference
• /
• 2006.05a
• /
• pp.786-792
• /
• 2006

The design of experiment(DOE) with orthogonal arrays is adopted when the engineering design is needed in a discrete design space. In this research, a design process with orthogonal array is peformed to obtain the optimum design which satisfy the frequency target of the steering system. The optimum design is determined from the analysis of means(ANOM) and sensitivity information about design variables is evaluated by the analysis of variance(ANOVA). Interactions between design variables are investigated to achieve additivity which should be valid in using orthogonal array. It is shown that when strong interactions exist, the DOE process with orthogonal array considering interaction is introduced to find out optimum design.

• Journal of the Korean Data and Information Science Society
• /
• v.14 no.2
• /
• pp.325-335
• /
• 2003

Robust design is to identify appropriate settings of control factors that make the system's performance robust to to changes in the noise factors that represent the source of variation. In the Taguchi parameter design, the product array approach using orthogonal arrays is mainly used. However, it often requires an excessive number of experiments. An alternative approach, which is called the combined array approach, was suggested by Welch et. al. (1990) and studied by others. In these studies, only single response variable was considered. We propose how to simultaneously optimize multiple responses when we use the combined array approach.

• Proceedings of the Korea Electromagnetic Engineering Society Conference
• /
• 2000.11a
• /
• pp.408-412
• /
• 2000

In this paper, we present the design and measurement of a collinear dipole array (CDA) operating in the 2.4 GHz ISM band. The array is consisted of six collinear dipoles joined by phasing coils. A cmmercial software is used to design the antenna with an optimum performance. The designed array is fabricated and is measured to confirm the design.

• Journal of Korean Society for Quality Management
• /
• v.24 no.2
• /
• pp.142-157
• /
• 1996

Robust design in industry is an approach to reducing performance variation of quality characteristic values in products and processes. In the Taguchi type robust design, the product array approach using orthogonal arrays is mainly used. However, it often requires an excessive number of experiments. In this paper, for the combined array approach to assign control and noise factors, we propose how to simultaneously optimize multiple quality characteristics. Two examples are illustrated to show the difference between the product-array approach and the combined-array approach.

• Journal of the Korean Institute of Telematics and Electronics
• /
• v.26 no.6
• /
• pp.131-139
• /
• 1989

This paper proposes Domino CMOS NOR-NOR Array Logic design method which has the same as characteristic of CMOS and Domino CMOS in Array Logic like PLA, good operation feature, high desity, easy test generation. This testable design method can detect all of faults in the circuit using simple additional circuit and solve the parasitic capacitance problem by improving the pull-down characteristics. A Test generation algorithm and test procedure using concept of PLA product term and personality matrix are proposed, and it was implemented in PASCAL language. This design method is verified by SPICE and P-SPICE simulation.

• The Journal of the Acoustical Society of Korea
• /
• v.32 no.3
• /
• pp.237-246
• /
• 2013

This paper proposes a hydrophone array design optimization technique for cavitation tunnel noise measurements. The optimization technique comprises of design parameters, an objective function and an optimization algorithm. The design parameters are defined for circular, spiral and multi-spiral arrays. The objective function is defined so as to consider the mainlobe beamwidth and the maximum sidelobe level simultaneously. A global optimization scheme is applied to the array design using very fast simulated reannealing (VFSR). After applying the optimization technique to arrays respectively, the peak sidelobe level and the mainlobe beamwidth of optimum arrays are analyzed. Finally the array patterns considering multiple reflections in the cavitation tunnel are evaluated to validate the proposed method.