• Korean Journal of Materials Research
• /
• v.21 no.2
• /
• pp.120-124
• /
• 2011

Silicon heterojunction solar cells have been studied by many research groups. In this work, silicon heterojunction solar cells having a simple structure of Ag/ZnO:Al/n type a-Si:H/p type c-Si/Al were fabricated. Samples were fabricated to investigate the effect of transparent conductive oxide growth conditions on the interface between ZnO:Al layer and a-Si:H layer. One sample was deposited by ZnO:Al at low working pressure. The other sample was deposited by ZnO:Al at alternating high working pressure and low working pressure. Electrical properties and chemical properties were investigated by light I-V characteristics and AES method, respectively. The light I-V characteristics showed better efficiency on sample deposited by ZnO:Al by alternating high working pressure and low working pressure. Atomic concentrations and relative oxidation states of Si, O, and Zn were analyzed by AES method. For poor efficiency samples, Si was diffused into ZnO:Al layer and O was diffused at the interface of ZnO:Al and Si. Differentiated O KLL spectra, Zn LMM spectra, and Si KLL spectra were used for interface reaction and oxidation state. According to AES spectra, sample deposited by high working pressure was effective at reducing the interface reaction and the Si diffusion. Consequently, the efficiency was improved by suppressing the SiOx formation at the interface.

• Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
• /
• 2010.06a
• /
• pp.232-232
• /
• 2010

Simulation Program (AFORS-HET 2.4.1) was used, include the basic structure of crystalline silicon thin film as above, under the intrinsic a-Si:H films bonded symmetrical structure (Symmetrical structure) were used. The structure of ITO, a-Si p-type, intrinsic a-Si, c-Si, intrinsic a-Si, a-Si n-type, metal (Al) layer has one of the seven. When thickness for each layer was given the change, the changes of a-Si p-type layer and the intrinsic a-Si layer on top had an impact on efficiency. Efficiency ratio of p-type a-Si:H layer thickness was sensitive to, especially a-Si: H layer thickness is increased in a rapid decrease in Jsc and FF, and efficiency was also decreased.

• Journal of the Korean Vacuum Society
• /
• v.2 no.2
• /
• pp.181-187
• /
• 1993

We have studied the anodic oxidation of silicon in the anisotropic etchant of EPW(Ethylenediamine, Pyrocatechol and Water) solution using the cyclic polarization technique. The samples have been characterized by means of X-ray photoelectron spectroscopy(XPS) and secondary ion mass spectrometry (SIMS). The results of cyclic polarization experiments show that the anodic oxides formed on p- and n-type silicon wafers break down at the same potential while breakdown does not occur up to open circuit potential in the case of $p^+$-Si. Strong etch-resistance of $p^+$-XPS. SIMS depth profiles suggest that the critical concentration of boron for etch-stop to occur appears to be much higher than what is widely believed.

• Journal of the Korean Institute of Telematics and Electronics
• /
• v.26 no.11
• /
• pp.1652-1657
• /
• 1989

In this research, the PN junction type Si photodiodes have been fabricated on the low doped P type(Na=7x10**14 cm**-3) and N type (Nd=4x10**14cm**-3) (100) silicon substrates. We could find out that the dark current was lower in the N type substrate than in the P type substrate. Some well designed photodiodes showed relatively good optical and electronic characteristics that the dark current is lower than 5 nA at 10V of reverse bias condition, that the breakdown voltage is higher than 250V, and that the quantum efficiency is larger than 86% at the wavelength of $6328{\AA}$

• 한국태양에너지학회:학술대회논문집
• /
• 2011.04a
• /
• pp.105-110
• /
• 2011

The doping procedure in crystalline silicon solar cell fabrication usually contains oxygen injection during drive-in process and removal of phosphorous silicate glass(PSG). In this paper, we studied the effect of oxygen injection and PSG on conversion efficiency of solar cell. The mono crystalline silicon wafers with $156{\times}156mm^2$, $200{\mu}m$, $0.5-3.0{\Omega}{\cdot}cm$ and p-type were used. After etching $7{\mu}m$ of the surface to form the pyramidal structure, the P(phosphorous) was injected into silicon wafer using diffusion furnace to make the emitter layer. After then, the silicon nitride was deposited by the PECVD with 80 nm thickness and 2.1 refractive index. The silver and aluminium electrodes for front and back sheet, respectively, were formed by screen-printing method, followed by firing in 400-425-450-550-$880^{\circ}C$ five-zone temperature conditions to make the ohmic contact. Solar cells with four different types were fabricated with/without oxygen injection and PSG removal. Solar cell that injected oxygen during the drive-in process and removed PSG after doping process showed the 17.9 % conversion efficiency which is best in this study. This solar cells showed $35.5mA/cm^2$ of the current density, 632 mV of the open circuit voltage and 79.5 % of the fill factor.

• Journal of the Korean Institute of Electrical and Electronic Material Engineers
• /
• v.24 no.3
• /
• pp.240-244
• /
• 2011

The high cost of crystalline silicon solar cells has been considered as one of the major obstacles to their terrestrial applications. Spin on doping (SOD) is presented as a useful process for the manufacturing of low cost solar cells. Phosphorus (P509) was used as an n-type emitters of solar cells. N-type emitters were formed on p-type EFG ribbon Si wafers by using a SOD at different spin speed (1,000~4,000 rpm), diffusion temperatures ($800^{\circ}C{\sim}950^{\circ}C$), and diffusion time (5~30 min) in $N_2+O_2$ atmosphere. With optimum condition, we were able to achieve cell efficiency of 14.1%.

• Journal of the Korean Solar Energy Society
• /
• v.33 no.2
• /
• pp.11-17
• /
• 2013

Silicon nitride($SiN_x:H$) deposited by radio frequency plasma enhanced chemical vapor deposition(RF-PECVD) is commonly used for anti-reflection coating and passivation in crystalline silicon solar cell fabrication. In this paper, characteristics of the deposited silicon nitride was studied with change of working pressure, deposition temperature, gas ratio of $NH_3$ and $SiH_4$, and RF power during deposition. The deposition rate, refractive index and effective lifetime were analyzed. The (100) p-type silicon wafers with one-side polished, $660-690{\mu}m$, and resistivity $1-10{\Omega}{\cdot}cm$ were used. As a result, when the working pressure increased, the deposition rate of SiNx was increased while the effective life time for the $SiN_x$-deposited wafer was decreased. The result regarding deposition temperature, gas ratio and RF power changes would be explained in detail below. In this paper, the optimized condition in silicon nitride deposition for silicon solar cell was obtained as 1.0 Torr for the working pressure, $400^{\circ}C$ for deposition temperature, 500 W for RF power and 0.88 for $NH_3/SiH_4$ gas ratio. The silicon nitride layer deposited in this condition showed the effective life time of > $1400{\mu}s$ and the surface recombination rate of 25 cm/s. The crystalline silicon solar cell fabricated with this SiNx coating showed 18.1% conversion efficiency.

• Journal of Satellite, Information and Communications
• /
• v.10 no.4
• /
• pp.6-11
• /
• 2015

The ESD(electrostatic discharge) protection performance of PPS(PMOS pass structure) embedded N-type silicon controlled rectifier(NSCR_PPS) device with different GPNS(Gate to Primary $N^+$ Diffusion Space) structure was discussed for high voltage I/O applications. A conventional NSCR_PPS standard device with FPW(Full P-Well) structure and non-CPS(Counter Pocket Source) implant shows typical SCR-like characteristics with low on-resistance(Ron), low snapback holding voltage(Vh) and low thermal breakdown voltage(Vtb), which may cause latch-up problem during normal operation. However, our proposed NSCR_PPS devices with modified PPW(Partial P-Well) structure and optimal CPS implant demonstrate the improved ESD protection performance as a function of GPNS variation. GPNS was a important parameter, which is satisfied design window of ESD protection device.

• Journal of Integrative Natural Science
• /
• v.8 no.1
• /
• pp.67-74
• /
• 2015

Sensing characteristics for porous smart particle based on DBR smart particles were reported. Optically encoded porous silicon smart particles were successfully fabricated from the free-standing porous silicon thin films using ultrasono-method. DBR PSi was prepared by an electrochemical etch of heavily doped $p^{++}$-type silicon wafer. DBR PSi was prepared by using a periodic pseudo-square wave current. The surface-modified DBR PSi was prepared by either thermal oxidation or thermal hydrosilylation. Free-standing DBR PSi films were generated by lift-off from the silicon wafer substrate using an electropolishing current. Free-standing DBR PSi films were ultrasonicated to create DBR-structured porous smart particles. Three different surface-modified DBR smart particles have been prepared and used for sensing volatile organic vapors. For different types of surface-modified DBR smart particles, the shift of reflectivity mainly depends on the vapor pressure of analyte even though the surfaces of DBR smart particles are different. However huge difference in the shift of reflectivity depending on the different types of surface-modified DBR smart particles was obtained when the vapor pressures are quite similar which demonstrate a possible sensing application to specify the volatile organic vapors.

• Journal of the Korean Institute of Electrical and Electronic Material Engineers
• /
• v.20 no.2
• /
• pp.101-105
• /
• 2007

We have synthesized silicon nanowires by using RFCVD(Radio Frequency Chemical Vapor Deposition) system on Au deposited p-type Si(100) wafers, and investigated their physical and electrical properties. The silicon nanowires had been grown in the atmospheres of $H_{2},\;N_{2}\;and\;SiH_{4}$ at 10 Torr at the substrate temperatures of $700{\pm}5^{\circ}C\;and\;810{\pm}5^{\circ}C$ respectively. FE-SEM analysis revealed that diameters of the silicon nanowires are $50{\sim}60nm$ with the length of several ${\mu}m$. XRD analysis showed that the growth direction of the nanowires is Si[111]. Field emission characteristics showed that the turn-of voltages at the current of $0.01\;mA/cm^{2}$ are $10\;V/{\mu}m\;and\;8.5\;V/{\mu}m$ for the wires grown at $700{\pm}5^{\circ}C\;and\;810{\pm}5^{\circ}C$, respectively.