• Title/Summary/Keyword: electrical manipulation

Search Result 117, Processing Time 0.02 seconds

A Comparative Study of Frequency Estimation Techniques using High Speed FIR Filter and Phasor Angle between Two Phasors (고속 FIR 필터와 두 페이저 위상을 이용한 주파수 추정 알고리즘의 비교 연구)

  • Park, Chul-Won
    • The Transactions of the Korean Institute of Electrical Engineers P
    • /
    • v.58 no.2
    • /
    • pp.122-129
    • /
    • 2009
  • Frequency is an important operating parameter of a power system. It is essential that the frequency of a power system be maintained very close to its nominal frequency. And frequency measurement devices have need to measure a fast and accurate of frequency using voltage signals. This paper proposes a comparative study of frequency estimation techniques using the high speed FIR filter based algorithm, the DFT filter based algorithm using phasor angle between two phasors, and positive sequence component based algorithm using the half angle between two successive positions of phasor. The discussed three techniques have been formed through numerical manipulation of a discrete system. The proposed techniques have been tested using signals obtained from selected power system model using ATP simulation package. Some test results are shown in this paper.

Automatic Registration of Two Parts using Robot with Multiple 3D Sensor Systems

  • Ha, Jong-Eun
    • Journal of Electrical Engineering and Technology
    • /
    • v.10 no.4
    • /
    • pp.1830-1835
    • /
    • 2015
  • In this paper, we propose an algorithm for the automatic registration of two rigid parts using multiple 3D sensor systems on a robot. Four sets of structured laser stripe system consisted of a camera and a visible laser stripe is used for the acquisition of 3D information. Detailed procedures including extrinsic calibration among four 3D sensor systems and hand/eye calibration of 3D sensing system on robot arm are presented. We find a best pose using search-based pose estimation algorithm where cost function is proposed by reflecting geometric constraints between sensor systems and target objects. A pose with minimum gap and height difference is found by greedy search. Experimental result using demo system shows the robustness and feasibility of the proposed algorithm.

The Oxide Characteristics in Flash EEPROM Applications (플래시 EEPROM 응용을 위한 산화막 특성)

  • 강창수;김동진;강기성
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2001.07a
    • /
    • pp.855-858
    • /
    • 2001
  • The stress induced leakage currents of thin silicon oxides is investigated in the VLSI implementation of a self learning neural network integrated circuits using a linearity synapse transistor. The channel current for the thickness dependence of stress current, transient current, and stress induced leakage currents has been measured in oxides with thicknesses between 41 ${\AA}$, 86${\AA}$, which have the channel width ${\times}$ length 10 ${\times}$1${\mu}$m, 10 ${\times}$0.3${\mu}$m respectively. The stress induced leakage currents will affect data retention in synapse transistors and the stress current, transient current is used to estimate to fundamental limitations on oxide thicknesses. The synapse transistor made by thin silicon oxides has represented the neural states and the manipulation which gaves unipolar weights. The weight value of synapse transistor was caused by the bias conditions. Excitatory state and inhitory state according to weighted values affected the channel current. The stress induced leakage currents affected excitatory state and inhitory state.

  • PDF

Ultrahuge Light Intensity in the Gap Region of a Bowtie Nanoantenna Coupled to a Low-mode-volume Photonic-crystal Nanocavity

  • Ebadi, Nassibeh;Yadipour, Reza;Baghban, Hamed
    • Current Optics and Photonics
    • /
    • v.2 no.1
    • /
    • pp.85-89
    • /
    • 2018
  • This paper presents a new, efficient hybrid photonic-plasmonic structure. The proposed structure efficiently and with very high accuracy combines the resonant mode of a low-mode-volume photonic-crystal nanocavity with a bowtie nanoantenna's plasmonic resonance. The resulting enormous enhancement of light intensity of about $1.1{\times}10^7$ in the gap region of the bowtie nanoantenna, due to the effective optical-resonance combination, is realized by subtle optimization of the nanocavity's optical characteristics. This coupled structure holds great promise for many applications relying on strong confinement and enhancement of optical field in nanoscale volumes, including antennas (communication and information), optical trapping and manipulation, sensors, data storage, nonlinear optics, and lasers.

A position Detector of Permanent Magnet Step Motors (영구 자석형 스텝모터의 위치 검출)

  • 원종수;정훈
    • The Transactions of the Korean Institute of Electrical Engineers
    • /
    • v.36 no.10
    • /
    • pp.703-712
    • /
    • 1987
  • A position detection method for 2 phase bifilar permanent magnet step motors is proposed. The back emfgenerated on 2 phase windings by rotor permanent magnet is calculated using motor terminal voltage and current by analog circuit, and the rotor position output is obtained from tese back emf signals through some logical manipulation circuit. This position detector functionally acts like a 2 channel optical incremental encoder, and it is also shown by experimental results that it works well over wide range of speed or under resonant condition where the rotor rings around the detent position. Its resolution is twice of the number of steps per revolution. Bu software implemented on micro-processor, the reliability of position output is enhanced, detecting and correcting error dut to external and/ or internal noise.

A Study on the Linearity Synapse Transistor of Analog Memory Devices in Self Learning Neural Network Integrated Circuits (자기인지 신경회로망에서 아날로그 기억소자의 선형 시냅스 트랜지스터에 관한연구)

  • 강창수
    • Electrical & Electronic Materials
    • /
    • v.10 no.8
    • /
    • pp.783-793
    • /
    • 1997
  • A VLSI implementation of a self-learning neural network integrated circuits using a linearity synapse transistor is investigated. The thickness dependence of oxide current density stress current transient current and channel current has been measured in oxides with thicknesses between 41 and 112 $\AA$, which have the channel width $\times$ length 10 $\times$1${\mu}{\textrm}{m}$, 10 $\times$ 0.3${\mu}{\textrm}{m}$ respectively. The transient current will affect data retention in synapse transistors and the stress current is used to estimate to fundamental limitations on oxide thicknesses. The synapse transistor has represented the neural states and the manipulation which gaves unipolar weights. The weight value of synapse transistor was caused by the bias conditions. Excitatory state and inhitory state according to weighted values affected the drain source current.

  • PDF

Facial Feature Extraction with Its Applications

  • Lee, Minkyu;Lee, Sangyoun
    • Journal of International Society for Simulation Surgery
    • /
    • v.2 no.1
    • /
    • pp.7-9
    • /
    • 2015
  • Purpose In the many face-related application such as head pose estimation, 3D face modeling, facial appearance manipulation, the robust and fast facial feature extraction is necessary. We present the facial feature extraction method based on shape regression and feature selection for real-time facial feature extraction. Materials and Methods The facial features are initialized by statistical shape model and then the shape of facial features are deformed iteratively according to the texture pattern which is selected on the feature pool. Results We obtain fast and robust facial feature extraction result with error less than 4% and processing time less than 12 ms. The alignment error is measured by average of ratio of pixel difference to inter-ocular distance. Conclusion The accuracy and processing time of the method is enough to apply facial feature based application and can be used on the face beautification or 3D face modeling.

Automatic Generation of Dynamic Equations for Robotic Manipulators using Personal Computer (개인용 컴퓨터를 이용한 로보트 매니퓨레이터의 동적 방정식의 자동새성에 관한연구)

  • 황창선;최영규;원태현;서종일
    • The Transactions of the Korean Institute of Electrical Engineers
    • /
    • v.37 no.4
    • /
    • pp.226-231
    • /
    • 1988
  • A program is developed for generating the dynamic equations for the robotic manipulators using the symbolic language muSIMP/ MATH. The muSIMP/ MATH is a LISP-based computer. algebra package, devoted to the manipulation of algebraic expressions including numbers, variables, functions, and matrices. The muSIMP-MATH can operate on personal computer such as IBM-PC. The program is developed, based on the Lagrange-Euler formulation. This program is applicable to the manipulators with any number of degrees of freedom, and maximum number of degrees of freedom is set to be six in this program.

  • PDF

Manipulation of Microstructures of in-situ Phosphorus-Doped Poly Silicon Films deposited on Silicon Substrate Using Two Step Growth of Reduced Pressure Chemical Vapor Deposition (감압화학증착의 이단계 성장으로 실리콘 기판 위에 증착한 in-situ 인 도핑 다결정 실리콘 박막의 미세구조 조절)

  • 김홍승;심규환;이승윤;이정용;강진영
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.13 no.2
    • /
    • pp.95-100
    • /
    • 2000
  • For the well-controlled growing in-situ heavily phosphorus doped polycrystalline Si films directly on Si wafer by reduced pressure chemical vapor deposition, a study is made of the two step growth. When in-situ heavily phosphorus doped Si films were deposited directly on Si (100) wafer, crystal structure in the film is not unique, that is, the single crystal to polycrystalline phase transition occurs at a certain thickness. However, the well-controlled polycrtstalline Si films deposited by two step growth grew directly on Si wafers. Moreover, the two step growth, which employs crystallization of grew directly on Si wafers. Moreover, the two step growth which employs crystallization of amorphous silicon layer grown at low temperature, reveals crucial advantages in manipulating polycrystal structures of in-situ phosphorous doped silicon.

  • PDF

A Study on the Linearity Synapse Transistor in Self Learning Neural Network (자기인지 신경회로망에서 선형 시냅스 트랜지스터에 관한 연구)

  • 강창수;김동진;김영호
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2000.07a
    • /
    • pp.59-62
    • /
    • 2000
  • A VLSI implementation of a self-learning neural network integrated circuits using a linearity synapse transistor is investigated. The thickness dependence of oxide current density, stress current, transient current and channel current has been measured in oxides with thicknesses between 41 and 112 $\AA$, which have the channel width$\times$length 10$\times$1${\mu}{\textrm}{m}$ respectively. The transient current will affect data retention in synapse transistors and the stress current is used to estimate to fundamental limitations on oxide thicknesses. The synapse transistor has represented the neural states and the manipulation which gave unipolar weights. The weight value of synapse transistor was caused by the bias conditions. Excitatory state and inhitory state according to weighted values affected the drain source current.

  • PDF