• Title/Summary/Keyword: dual problems

Search Result 496, Processing Time 0.027 seconds

Analysis and Design of DC-DC Converter with Independent Dual Outputs (독립적인 이중 출력을 갖는 DC-DC 컨버터의 해석 및 설계)

  • Heo, Tae-Won;Park, Ji-Ho;Kim, Dong-Wan;Woo, Jung-In
    • The Transactions of the Korean Institute of Electrical Engineers P
    • /
    • v.54 no.4
    • /
    • pp.171-178
    • /
    • 2005
  • The proposed dual-output DC-DC converter that bases on flyback converter can obtain two output voltage with non-isolated main-output and isolated sub-output at the same time using single-winding high frequency transformer. It can solve problems in multi-winding converter that use one main-switch, and also control quality of isolated sub-output voltage can be improved by additional sub-switch to the second. For analysis and design of the proposed converter system, converters are classified as operation mode from switching state and are become modeling by applying state space averaging method. Steady-state characteristics and dynamic characteristics are analyzed by DC component and perturbation component from state space averaging model. From experiment converter, validity of analysis and design for the propose converter system is confirm.

A New EST with Dual Trench Gate Electrode (DTG-EST)

  • Kim, Dae-Won;Sung, Man-Young;Kang, Ey-Goo
    • Transactions on Electrical and Electronic Materials
    • /
    • v.4 no.2
    • /
    • pp.15-19
    • /
    • 2003
  • In this paper, the new dual trench gate Emitter Switched Thyristor (DTG-EST) is proposed for improving snap-back effect which leads to a lot of serious problems of device applications. Also the parasitic thyristor that is inherent in the conventional EST is completely eliminated in this structure, allowing higher maximum controllable current densities for ESTs. The conventional EST exhibits snap-back with the anode voltage and current density 2.73V and 35A/$\textrm{cm}^2$, respectively. But the proposed DTG-EST exhibits snap-back with the anode voltage and current density 0.96V and 100A/$\textrm{cm}^2$, respectively.

AN ELIGIBLE PRIMAL-DUAL INTERIOR-POINT METHOD FOR LINEAR OPTIMIZATION

  • Cho, Gyeong-Mi;Lee, Yong-Hoon
    • East Asian mathematical journal
    • /
    • v.29 no.3
    • /
    • pp.279-292
    • /
    • 2013
  • It is well known that each kernel function defines a primal-dual interior-point method(IPM). Most of polynomial-time interior-point algorithms for linear optimization(LO) are based on the logarithmic kernel function([2, 11]). In this paper we define a new eligible kernel function and propose a new search direction and proximity function based on this function for LO problems. We show that the new algorithm has ${\mathcal{O}}((log\;p){\sqrt{n}}\;log\;n\;log\;{\frac{n}{\epsilon}})$ and ${\mathcal{O}}((q\;log\;p)^{\frac{3}{2}}{\sqrt{n}}\;log\;{\frac{n}{\epsilon}})$ iteration bound for large- and small-update methods, respectively. These are currently the best known complexity results.

An Efficient Solution Procedure for $(P_{1},P_2)$ ($(P_{1},P_2)$-PLP 의 해법에 관한 연구)

  • 손기형
    • Journal of the Korean Operations Research and Management Science Society
    • /
    • v.17 no.1
    • /
    • pp.17-30
    • /
    • 1992
  • This paper concerns with (p$_{1}$, p$_{2}$)-Plant Location problem in which entire set of candidate sites for facility locations is divided by two overlapping subsets, each of which with its own number of facilities to be established. We propose an algorithm which attempts to solve the Lagrangean dual of (p$_{1}$, p$_{2}$)-PLP by dividing sub-problem into twop-Plant Location Problems and solving them based on the convexity of the Lagrangean dual problem with respect to the number of facilities to be established. In doing so, Orthogonal Move procedure is proposed to provide easy-to-obtain lower bound to the Lagrangean Dual of (p$_{1}$, p$_{2}$)-PLP. Computational experience is reported.

  • PDF

Dual Sampling-Based CMOS Active Pixel Sensor with a Novel Correlated Double Sampling Circuit

  • Jo, Sung-Hyun;Bae, Myung-Han;Jung, Joon-Taek;Choi, Pyung;Shin, Jang-Kyoo
    • Journal of Sensor Science and Technology
    • /
    • v.21 no.1
    • /
    • pp.7-12
    • /
    • 2012
  • In this paper, we propose a 4-transistor active pixel sensor(APS) with a novel correlated double sampling(CDS) circuit for the purpose of extending dynamic range. Dual sampling techniques can overcome low-sensitivity and temporal disparity problems at low illumination. To accomplish this, two images are obtained at the same time using different sensitivities. The novel CDS circuit proposed in this paper contains MOS switches that make it possible for the capacitance of a conventional CDS circuit to function as a charge pump, so that the proposed APS exhibits an extended dynamic range as well as reduced noise. The designed circuit was fabricated by using $0.35{\mu}m$ 2-poly 4-metal standard CMOS technology and its characteristics have been evaluated.

700V Emitter Switched Thyristor(EST) with Dual Trench Gate (700V급 듀얼 트랜치 게이트를 가지는 Emitter Switched Thyristor(EST))

  • Kim, Dae-Won;Sung, Man-Young;Kang, Ey-Goo
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2003.05b
    • /
    • pp.27-30
    • /
    • 2003
  • In this paper, the new dual trench gate Emitter Switched Thyristor (DTG-EST) is proposed for improving snap-back effect which leads to a lot of serious problems of device applications. And the parasitic thyristor that is inherent in the conventional EST is completely eliminated in this structure, allowing higher maximum controllable current densities for ESTs. The conventional EST exhibits snap-back with the anode voltage and current density 2.73V and $35A/cm^2$, respectively. But the proposed DTG-EST exhibits snap-back with the anode voltage and current density 0.96V and $100A/cm^2$, respectively.

  • PDF

Numerical Solutions of Multi-Dimensional Solidification/Melting Problems by the Dual Reciprocity Boundary Element Method

  • Jo, Jong-Chull;Shin, Won-Ky
    • Proceedings of the Korean Nuclear Society Conference
    • /
    • 1997.10a
    • /
    • pp.617-624
    • /
    • 1997
  • This Paper Presents an effective and simple procedure for the simulation of the motion of the solid-liquid interfacial boundary and the transient temperature field during phase change process. To accomplish this purpose, an iterative implicit solution algorithm has been developed by employing the dual reciprocity boundary element method. The dual reciprocity boundary element approach provided in this paper is much simpler than the usual boundary element method applying a reciprocity principle and an available technique for dealing with domain integral of boundary element formulation simultaneously. The effectiveness of the present analysis method have been illustrated through comparisons of the calculation results of an example with its semi-analytical or other numerical solutions where available.

  • PDF

AN ELIGIBLE KERNEL BASED PRIMAL-DUAL INTERIOR-POINT METHOD FOR LINEAR OPTIMIZATION

  • Cho, Gyeong-Mi
    • Honam Mathematical Journal
    • /
    • v.35 no.2
    • /
    • pp.235-249
    • /
    • 2013
  • It is well known that each kernel function defines primal-dual interior-point method (IPM). Most of polynomial-time interior-point algorithms for linear optimization (LO) are based on the logarithmic kernel function ([9]). In this paper we define new eligible kernel function and propose a new search direction and proximity function based on this function for LO problems. We show that the new algorithm has $\mathcal{O}(({\log}\;p)^{\frac{5}{2}}\sqrt{n}{\log}\;n\;{\log}\frac{n}{\epsilon})$ and $\mathcal{O}(q^{\frac{3}{2}}({\log}\;p)^3\sqrt{n}{\log}\;\frac{n}{\epsilon})$ iteration complexity for large- and small-update methods, respectively. These are currently the best known complexity results for such methods.

Implementation of Dual Current Controller and Realtime Power Limiting Algorithm in Grid-connected Inverter during Unbalanced Voltage Conditions (전원 전압 불평형시 계통연계형 인버터의 유효전력 리플 억제를 위한 듀얼 전류제어기 구현과 출력 전력의 실시간 제한 알고리즘)

  • Song Seung-Ho;Kim Jeong-Jae
    • The Transactions of the Korean Institute of Electrical Engineers B
    • /
    • v.55 no.1
    • /
    • pp.54-60
    • /
    • 2006
  • A power limiting algorithm is proposed for stable operation of grid-connected inverter in case of grid voltage unbalance considering the operation limit of inverter. During the voltage unbalance the control performance of Inverter. is degraded and the output power contains 120Hz ripple due to the negative sequence of voltage. In this paper, conventional dual sequence current controller is implemented to solve these problems using separated control of positive and negative sequence. Especially the maximum power limit which guarantees the maximum rated current of the inverter is automatically calculated as the instant grid voltage changes. As soon as the voltage recovers the proposed algorithm can return to the normal power control mode accomplishing low voltage ride through. Proposed algorithm is verifed using PSCAD/EMTDC simulations and tested experimentally at 4.4kW wind turbine simulator set-up.

천연가스 Dual Fuel기관의 성능과 배출가스 개선을 위한 수소혼합 실험

  • ;;Masahiro Shioji
    • Proceedings of the Korea Society for Energy Engineering kosee Conference
    • /
    • 1999.05a
    • /
    • pp.95-100
    • /
    • 1999
  • One of the unsolved problems of the natural gas dual fuel engine is that there is too much exhaust of Total Hydrogen Carbon(THC) at a low equivalent mixture ratio. To fix it, a natural gas mixed with hydrohen was applied to engine test. The results showed that the higher the mixture ratio of hydrogen to natural gas, the higher the combustion efficiency. And when the amount of the intake air is reached to 90% of WOT, the combustion efficiency was promoted. But, like a case making the injection timing earlier, the equivalent mixture ratio for the nocking limit decreases and the produce of NOx increases.

  • PDF