• Title/Summary/Keyword: double capacitor

Search Result 265, Processing Time 0.027 seconds

A Study on Optimal Design of Capacitance for Active Power Decoupling Circuits (능동 전력 디커플링 회로의 커패시턴스 최적 설계에 관한 연구)

  • Baek, Ki-Ho;Park, Sung-Min;Chung, Gyo-Bum
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.24 no.3
    • /
    • pp.181-190
    • /
    • 2019
  • Active power decoupling circuits have emerged to eliminate the inherent second-order ripple power in a single-phase power conversion system. This study proposes a design method to determine the optimal capacitance for active power decoupling circuits to achieve high power density. Minimum capacitance is derived by analyzing ripple power in a passive power decoupling circuit, a buck-type circuit, and a capacitor-split-type circuit. Double-frequency ripple power decoupling capabilities are also analyzed in three decoupling circuits under a 3.3 kW load condition for a battery charger application. To verify the proposed design method, the performance of the three decoupling circuits with the derived minimum capacitance is compared and analyzed through the results of MATLAB -Simulink and hardware-in-the-loop simulations.

Single-Phase Step-Up Five-Level Inverter with Phase-Shifted Pulse Width Modulation

  • Chen, Jianfei;Wang, Caisheng;Li, Jian
    • Journal of Power Electronics
    • /
    • v.19 no.1
    • /
    • pp.134-145
    • /
    • 2019
  • A single-phase step-up five-level inverter topology with a new phase-shifted pulse width modulation (PS-PWM) strategy is proposed in this paper. When compared with conventional single-phase five-level inverter topologies, the proposed topology can realize multilevel inversion with a double step-up ratio, a reduced number of switching devices and self-balanced capacitor voltages. When compared with the conventional PS-PWM strategy, the new PS-PWM strategy can be implemented with one carrier reduced, which makes it much easier to implement in a digital signal processor (DSP) system. Experimental results have been presented to verify the effectiveness of the proposed inverter and the PS-PWM strategy.

The study of electrode for energy storaging at supercapacitor system using nano carbon fiber material (나노 탄소재료를 이용한 에너지 저장형 슈퍼커패시터용 전극 제조)

  • Hwang, Sung-Ik;Choi, Won-Kyung;Momma, Toshiyukl;Osaka, Tetsuya;Park, Soo-Gil
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2004.11a
    • /
    • pp.683-686
    • /
    • 2004
  • In recent years, the supercapacitor and hybrid capacitor have related with substitutional energy source focused of many scientists because of their usage in power sources for electric vehicles, computers and other electric devices. The storage energy of electrical charge is based on electrostatic interactions in the electric double layer at the electrode/electrolyte interface, resulting in high rate capability and long cycle performance compared with batteries based on Faradaic electrode reactions. So we have been considered to carbon nanofibers as the ideal material for supercapacitors due to their high utilization of specific surface area, good conductivity, chemical stability and other advantages. In this work, we aimed to find out that the capacitance have increased because of electrochemical capacitance to provide by carbon nanofibers. Also carbon nanofibers based on chemical method and water treatment have been resulted larger capacitances and also exhibit better electrochemical behaviors about 15% than before of nontreated state. And also optical observations with treated and nontrteated carbon nanofibers discussed by the TEM, SEM, EDX, BET works and specific surface area analyzer. Their results also focused on the surface area of electrode and electrical capacitance was also improved by the effect of surface treatments.

  • PDF

Capacitive Readout Circuit for Tri-axes Microaccelerometer with Sub-fF Offset Calibration

  • Ouh, Hyun Kyu;Choi, Jungryoul;Lee, Jungwoo;Han, Sangyun;Kim, Sungwook;Seo, Jindeok;Lim, Kyomuk;Seok, Changho;Lim, Seunghyun;Kim, Hyunho;Ko, Hyoungho
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.14 no.1
    • /
    • pp.83-91
    • /
    • 2014
  • This paper presents a capacitive readout circuit for tri-axes microaccelerometer with sub-fF offset calibration capability. A charge sensitive amplifier (CSA) with correlated double sampling (CDS) and digital to equivalent capacitance converter (DECC) is proposed. The DECC is implemented using 10-bit DAC, charge transfer switches, and a charge-storing capacitor. The DECC circuit can realize the equivalent capacitance of sub-fF range with a smaller area and higher accuracy than previous offset cancelling circuit using series-connected capacitor arrays. The readout circuit and MEMS sensing element are integrated in a single package. The supply voltage and the current consumption of analog blocks are 3.3 V and $230{\mu}A$, respectively. The sensitivities of tri-axes are measured to be 3.87 mg/LSB, 3.87 mg/LSB and 3.90 mg/LSB, respectively. The offset calibration which is controlled by 10-bit DECC has a resolution of 12.4 LSB per step with high linearity. The noise levels of tri-axes are $349{\mu}g$/${\sqrt}$Hz, $341{\mu}g$/${\sqrt}$Hz and $411{\mu}g$/${\sqrt}$Hz, respectively.

Oxidation-treated of Oxidized Carbons and its Electrochemical Performances for Electric Double Layer Capacitor (산화처리 탄소의 전기화학적 거동 및 이를 이용한 EDLC 특성)

  • Yang, Sun-Hye;Kim, Ick-Jun;Jeon, Min-Je;Moon, Seong-In;Kim, Hyun-Soo;An, Kye-Hyeok;Lee, Yun-Pyo;Lee, Young-Hee
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2007.06a
    • /
    • pp.481-481
    • /
    • 2007
  • This work describes the effect of the number of roll pressing and the composition of carbon black on the electric and mechanical properties of carbon-PTFE electrode, in which composition is MSP 20 : carbon black: PTFE = 95-x : x : 5 wt.%. It was found that the best electric and mechanical properties were obtained in sheet electrode roll-pressed for about 15 times and in sheet electrode, in which composition is MSP 20 : carbon black: PTFE = 80 : 15 : 5 wt.%. These behaviors could be explained by the network structure of PTFE fibrils and conducting paths linked with carbon blacks, respectively. On the other hand, cell capacitor using the sheet electrode with 15 wt.% of carbon black attached on aluminum current collector with the electric conductive adhesive, in composition is carbon black : CMC = 70 : 30 wt.%, has exhibited the best rate capability in the current range of $0.5mA/cm^2$ $100mA/cm^2$ and the lowest equivalent series resistance.

  • PDF

Design of Microstrip Defected Ground Structure-based Sensor with Enhanced-Sensitivity for Permittivity Measurement (유전율 측정을 위한 고감도 마이크로스트립 결함 접지 구조 기반 센서 설계)

  • Yeo, Junho;Lee, Jong-Ig
    • Journal of Advanced Navigation Technology
    • /
    • v.23 no.1
    • /
    • pp.69-76
    • /
    • 2019
  • In this paper, a design method for an enhanced-sensitivity microwave sensor based on microstrip defected ground structure was studied for the permittivity measurement of planar dielectric substrates. The proposed sensor was designed by modifying the ridge structure of an H-shaped aperture into the shape of a capacitor symbol. The sensitivity of the proposed sensor was compared with that of a conventional sensor based on a double-ring complementary split ring resonator(DR-CSRR). Two sensors were designed and fabricated on a 0.76-mm-thick RF-35 substrate so that the transmission coefficient would resonate at 1.5 GHz in the absence of the substrate under test. Five types of taconic substrates with a relative permittivity ranging from 2.17 to 10.2 were selected asthe substrate under test. Experiment results show that the sensitivity of the proposed sensor, which is measured by the shift in the resonant frequency of the transmission coefficient, is 1.31 to 1.62 times higher than that of the conventional DR-CSRR-based sensor.

A Study on Characteristic of Hybrid PCS for Solar Power Generation Considering on a Residential Lithium Battery ESS. (가정용 리튬배터리 ESS를 고려한 태양광 발전 하이브리드 PCS 특성에 관한 연구)

  • Hwang, Lark-Hoon;Na, Seung-kwon;Choi, Byung-Sang
    • Journal of Advanced Navigation Technology
    • /
    • v.26 no.1
    • /
    • pp.35-45
    • /
    • 2022
  • In this paper, we modeled the devices used easily in PV system circuits. In addition, for full operation of the photovoltaic system, a complete operation system for the DC-DC buck-boost converter and the MPPT control system was modeled and simulated to confirm good operation. we were constructed an actual system with the same conditions in the simulation and experimented. The purpose is to confirm the stable power supply through the load leveling by presenting the PCS considering ESS of photovoltaic power generation. we will do study to apply hybrid capacitors that have high energy density to the same size compared to the EDLC to DVR. As a result, we proposed a single-phase 3 kW grid-connected solar power converter.

Potential-dependent Complex Capacitance Analysis for Porous Carbon Electrodes (다공성 탄소전극의 전위에 따른 복소캐패시턴스 분석)

  • Jang, Jong H.;Yoon, Song-Hun;Ka, Bok H.;Oh, Seung M.
    • Journal of the Korean Electrochemical Society
    • /
    • v.6 no.4
    • /
    • pp.255-260
    • /
    • 2003
  • The complex capacitance analysis was performed in order to examine the potential-dependent EDLC characteristics of porous carbon electrodes. The imaginary capacitance profiles $(C_{im}\;vs.\;log\lf)$ were theoretically derived for a cylindrical pore and further extended to multiple pore systems. Two important electrochemical parameters in EDLC can be estimated from the peak-shaped imaginary capacitance plots: total capacitance from the peak area and $\alpha_0$ from the peak position. Using this method, the variation of capacitance and ion conductivity in pores can be traced as a function of electric potential. The electrochemical impedance spectroscopy was recorded on the mesoporous carbon electrode as a function of electric potential and analyzed by complex capacitance method. The capacitance values obtained from the peak area showed a maximum at 0.3V (vs. SCE), which was in accordance with cyclic voltammetry result. The ionic conductivity in pores calculated from the peak position showed a maximum at 0.2 V (vs. SCE), then decreased with an increase in potential. This behavior seems due to the enhanced electrostatic interaction between ion and surface charge that becomes enriched at more positive potentials.

Design of MTP memory IP using vertical PIP capacitor (Vertical PIP 커패시터를 이용한 MTP 메모리 IP 설계)

  • Kim, Young-Hee;Cha, Jae-Han;Jin, Hongzhou;Lee, Do-Gyu;Ha, Pan-Bong;Park, Mu-Hun
    • The Journal of Korea Institute of Information, Electronics, and Communication Technology
    • /
    • v.13 no.1
    • /
    • pp.48-57
    • /
    • 2020
  • MCU used in applications such as wireless chargers and USB type-C require MTP memory with a small cell size and a small additional process mask. Conventional double poly EEPROM cells are small in size, but additional processing masks of about 3 to 5 sheets are required, and FN tunneling type single poly EEPROM cells have a large cell size. In this paper, a 110nm MTP cell using a vertical PIP capacitor is proposed. The erase operation of the proposed MTP cell uses FN tunneling between FG and EG, and the program operation uses CHEI injection method, which reduces the MTP cell size to 1.09㎛2 by sharing the PW of the MTP cell array. Meanwhile, MTP memory IP required for applications such as USB type-C needs to operate over a wide voltage range of 2.5V to 5.5V. However, the pumping current of the VPP charge pump is the lowest when the VCC voltage is the minimum 2.5V, while the ripple voltage is large when the VCC voltage is 5.5V. Therefore, in this paper, the VPP ripple voltage is reduced to within 0.19V through SPICE simulation because the pumping current is suppressed to 474.6㎂ even when VCC is increased by controlling the number of charge pumps turned on by using the VCC detector circuit.

High Voltage Performance of the Electrical Double Layer Capacitor with Various Electrolytes (다양한 전해액을 적용한 전기이중층 커패시터의 고전압 특성 연구)

  • Kim, Jung Wook;Choi, Seung-Hyun;Kim, Jeom-Soo
    • Journal of the Korean Electrochemical Society
    • /
    • v.20 no.2
    • /
    • pp.34-40
    • /
    • 2017
  • Electric double layer capacitors (EDLC: electric double layer capacitors) have drew attention as an energy storage device for the next generation because of their outstanding power capability and durability. But their usage is somewhat limited due to low energy density over secondary batteries. One of methods to improve the energy of EDLC is expanding the voltage window of cell operation by increasing the charge cut-off voltage. In this study, $SBP-BF_4$ (spirobipyrrolidinium tetrafluoroborate), $TEA-BF_4$ (tetraethylammonium tetraflouroborate) and $EMI-BF_4$ (1-ethyl-3-methylimidazolium tetrafluoroborate) in AN (acetonitrile) were selected to evaluate the possibility of application at high voltage environment. The LSV (linear sweep voltammetry) measurements showed that the 1.5M SBP-BF4/AN electrolyte was stable over a wide potential window and showed the best electrochemical performance compared to other combinations of electrolytes at high voltage environments (over 3.0 V). Furthermore, TMSP (tris(trimethylsilyl) phosphite) was applied to 1.5M SBP-BF4/AN in order to maintain stable performance at high voltage for the long period of time. The electrolyte with TMSP additive showed the capacity retention of 93% after 10,000 cycles at 3.3 V.