• Title/Summary/Keyword: block processing

Search Result 1,476, Processing Time 0.024 seconds

Detecting Faces on Still Images using Sub-block Processing (서브블록 프로세싱을 이용한 정지영상에서의 얼굴 검출 기법)

  • Yoo Chae-Gon
    • The KIPS Transactions:PartB
    • /
    • v.13B no.4 s.107
    • /
    • pp.417-420
    • /
    • 2006
  • Detection of faces on still color images with arbitrary backgrounds is attempted in this paper. The newly proposed method is invariant to arbitrary background, number of faces, scale, orientation, skin color, and illumination through the steps of color clustering, cluster scanning, sub-block processing, face area detection, and face verification. The sub-block method makes the proposed method invariant to the size and the number of faces in the image. The proposed method does not need any pre-training steps or a preliminary face database. The proposed method may be applied to areas such as security control, video and photo indexing, and other automatic computer vision-related fields.

Design and Implementation of a 13.56 MHz RFID System (13.56 MHz RFID 시스템 설계 및 구현)

  • Lee, Sang-Hoon
    • Journal of the Institute of Convergence Signal Processing
    • /
    • v.9 no.1
    • /
    • pp.46-53
    • /
    • 2008
  • This paper presents a 13.56 MHz RFID reader that can be used as a door-lock system for smart home security. The RFID reader consists of a transmitter, a receiver, and a data processing block. To verify the operation of the developed RFID reader, we present both a PSPICE simulation for transmitter/receiver and a digital simulation for data processing block. In particular, a CRC block for error detection of received data and a Manchester decoding block for position detection of collided data are designed using VHDL. In addition, we applied a binary search algorithm for multi-tag anti-collision. The anti-collision procedure is carried out by PIC microcontroller on software. The experimental results show that the developed reader can provide the right multi-tag recognition.

  • PDF

Optical CBC Block Encryption Method using Free Space Parallel Processing of XOR Operations (XOR 연산의 자유 공간 병렬 처리를 이용한 광학적 CBC 블록 암호화 기법)

  • Gil, Sang Keun
    • Korean Journal of Optics and Photonics
    • /
    • v.24 no.5
    • /
    • pp.262-270
    • /
    • 2013
  • In this paper, we propose a modified optical CBC(Cipher Block Chaining) encryption method using optical XOR logic operations. The proposed method is optically implemented by using dual encoding and a free-space interconnected optical logic gate technique in order to process XOR operations in parallel. Also, we suggest a CBC encryption/decryption optical module which can be fabricated with simple optical architecture. The proposed method makes it possible to encrypt and decrypt vast two-dimensional data very quickly due to the fast optical parallel processing property, and provides more security strength than the conventional electronic CBC algorithm because of the longer security key with the two-dimensional array. Computer simulations show that the proposed method is very effective in CBC encryption processing and can be applied to even ECB(Electronic Code Book) mode and CFB(Cipher Feedback Block) mode.

Edge-Preserving Algorithm for Block Artifact Reduction and Its Pipelined Architecture

  • Vinh, Truong Quang;Kim, Young-Chul
    • ETRI Journal
    • /
    • v.32 no.3
    • /
    • pp.380-389
    • /
    • 2010
  • This paper presents a new edge-protection algorithm and its very large scale integration (VLSI) architecture for block artifact reduction. Unlike previous approaches using block classification, our algorithm utilizes pixel classification to categorize each pixel into one of two classes, namely smooth region and edge region, which are described by the edge-protection maps. Based on these maps, a two-step adaptive filter which includes offset filtering and edge-preserving filtering is used to remove block artifacts. A pipelined VLSI architecture of the proposed deblocking algorithm for HD video processing is also presented in this paper. A memory-reduced architecture for a block buffer is used to optimize memory usage. The architecture of the proposed deblocking filter is verified on FPGA Cyclone II and implemented using the ANAM 0.25 ${\mu}m$ CMOS cell library. Our experimental results show that our proposed algorithm effectively reduces block artifacts while preserving the details. The PSNR performance of our algorithm using pixel classification is better than that of previous algorithms using block classification.

A VLSI-CMOS Programmable Membership Function Circuit: The Basic Block of Fuzzy Processing

  • Ruiz, Antonio;Gutierrez, Julio
    • Proceedings of the Korean Institute of Intelligent Systems Conference
    • /
    • 1993.06a
    • /
    • pp.977.2-980
    • /
    • 1993
  • The fuzzifier circuit DPFC 7 is presented. Its features are: programmable membership function, CMOS digital interface, analog and current mode internal processing and integrability without external components. It has been designed to obtain a basic efficient block for fuzzy processing, to be included in a future architecture.

  • PDF

Local Block Learning based Super resolution for license plate (번호판 화질 개선을 위한 국부 블록 학습 기반의 초해상도 복원 알고리즘)

  • Shin, Hyun-Hak;Chung, Dae-Sung;Ku, Bon-Hwa;Ko, Han-Seok
    • Journal of the Korea Society of Computer and Information
    • /
    • v.16 no.6
    • /
    • pp.71-77
    • /
    • 2011
  • In this paper, we propose a learning based super resolution algorithm using local block for image enhancement of vehicle license plate. Local block is defined as the minimum measure of block size containing the associative information in the image. Proposed method essentially generates appropriate local block sets suitable for various imaging conditions. In particular, local block training set is first constructed as ordered pair between high resolution local block and low resolution local block. We then generate low resolution local block training set of various size and blur conditions for matching to all possible blur condition of vehicle license plates. Finally, we perform association and merging of information to reconstruct into enhanced form of image from training local block sets. Representative experiments demonstrate the effectiveness of the proposed algorithm.

A Hierarchical Block Matching Algorithm Based on Camera Panning Compensation (카메라 패닝 보상에 기반한 계층적 블록 정합 알고리즘)

  • Gwak, No-Yun;Hwang, Byeong-Won
    • The Transactions of the Korea Information Processing Society
    • /
    • v.6 no.8
    • /
    • pp.2271-2280
    • /
    • 1999
  • In this paper, a variable motion estimation scheme based on HBMA(Hierarchical Block Matching Algorithm) to improve the performance and to reduce heavy computational and transmission load, is presented. The proposed algorithm is composed of four steps. First, block activity for each block is defined using the edge information of differential image between two sequential images, and then average block activity of the present image is found by taking the mean of block activity. Secondly, camera pan compensation is carried out, according to the average activity of the image, in the hierarchical pyramid structure constructed by wavelet transform. Next, the LUT classifying each block into one among Moving, No Moving, Semi-Moving Block according to the block activity compensated camera pan is obtained. Finally, as varying the block size and adaptively selecting the initial search layer and the search range referring to LUT, the proposed variable HBMA can effectively carries out fast motion estimation in the hierarchical pyramid structure. The cost function needed above-mentioned each step is only the block activity defined by the edge information of the differential image in the sequential images.

  • PDF

Measurement of Surface Crack Length Using Image Processing Technology (영상처리기법을 이용한 표면균열길이 측정)

  • Nahm, Seung-Hoon;Kim, Yong-Il;Kim, Si-Cheon;Ryu, Dae-Hyun
    • Proceedings of the KSME Conference
    • /
    • 2001.06a
    • /
    • pp.96-101
    • /
    • 2001
  • The development of a new experimental method is required to easily observe the growth behavior of fatigue cracks. To satisfy the requirement, an image processing technique was introduced to fatigue testing. The length of surface fatigue crack could be successfully measured by the image processing system. At first, the image data of cracks were stored into the computer while the cyclic loading was interrupted. After testing, crack length was determined using image processing software which was developed by ourselves. Block matching method was applied to the detection of surface fatigue cracks. By comparing the data measured by image processing system with the data measured by manual measurement with a microscope, the effectiveness of the image processing system was established. If the proposed method is used to monitor and observe the crack growth behavior automatically, the time and efforts for fatigue test could be dramatically reduced.

  • PDF

A Sharing Scheme for Connection Mamagement Objects in Different Distributed Processing Environments (이기종 분산처리환경상에서 연결관리 객체의 정보공유)

  • 신영석;오현주
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.22 no.4
    • /
    • pp.793-803
    • /
    • 1997
  • Open networking architecture is required to support new multimedia services as integrated functions of network management and service architecture. In this paper, we propose the methodology of building block modeling using object grouping concepts and the sharing scheme of different distributed processing environments based on open networking architecture. The building block has the functions of object management, security object instance registry and object mapping in object group. It is necessary for the connection management information to be shared on the interworking between two domains. We implemented and validated connection management functions using computational object modeling and building block modeling in different distributed processing environments.

  • PDF

Side Information Extrapolation Using Motion-aligned Auto Regressive Model for Compressed Sensing based Wyner-Ziv Codec

  • Li, Ran;Gan, Zongliang;Cui, Ziguan;Wu, Minghu;Zhu, Xiuchang
    • KSII Transactions on Internet and Information Systems (TIIS)
    • /
    • v.7 no.2
    • /
    • pp.366-385
    • /
    • 2013
  • In this paper, we propose a compressed sensing (CS) based Wyner-Ziv (WZ) codec using motion-aligned auto regressive model (MAAR) based side information (SI) extrapolation to improve the compression performance of low-delay distributed video coding (DVC). In the CS based WZ codec, the WZ frame is divided into small blocks and CS measurements of each block are acquired at the encoder, and a specific CS reconstruction algorithm is proposed to correct errors in the SI using CS measurements at the decoder. In order to generate high quality SI, a MAAR model is introduced to improve the inaccurate motion field in auto regressive (AR) model, and the Tikhonov regularization on MAAR coefficients and overlapped block based interpolation are performed to reduce block effects and errors from over-fitting. Simulation experiments show that our proposed CS based WZ codec associated with MAAR based SI generation achieves better results compared to other SI extrapolation methods.