• Title/Summary/Keyword: amorphous silicon TFT

Search Result 167, Processing Time 0.027 seconds

The Growth of Low Temperature Polysilicon Thin Films and Application to Polysilicon TFTs (저온 다결정 실리콘 박막의 성장 및 다결정 실리콘 박막트랜지스터에의 응용)

  • 하승호;이진민;박승희;김영호
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 1993.11a
    • /
    • pp.64-66
    • /
    • 1993
  • The charateristics of low temperature poly-Si thin films with different growth condition were investigated and poly-Si TFTs were fabricated on solid phase crystallized (SPC) amorphous silicon films and as-deposited poly-Si films. The performance of devices fabricated on the SPC amorphous silicon films was shown to be superior to that of devices fabricated on as-deposited poly-Si films. It was found that the characteristics of low-temperature poly-Si thin films such as surface roughness, crystal texture and grain size strongly influenced the poly-Si TFT performance.

  • PDF

Threshold Voltage Instability in a-Si:H TFTs and the Implications for Flexible Displays and Circuits

  • Allee, D.R.;Venugopal, S.M.;Shringarpure, R.;Kaftanoglu, K.;Uppili, S.G.;Clark, L.T.;Vogt, B.;Bawolek, E.J.
    • 한국정보디스플레이학회:학술대회논문집
    • /
    • 2008.10a
    • /
    • pp.1297-1300
    • /
    • 2008
  • Electrical stress degradation of low temperature, amorphous silicon thin film transistors is reviewed, and the implications for various types of flexible circuitry including active matrix backplanes, integrated drivers and general purpose digital circuitry are examined. A circuit modeling tool that enables the prediction of complex circuit degradation is presented.

  • PDF

Stability of Hydrogenated Amorphous Silicon TFT Driver

  • Bae, Byung-Seong;Choi, Jae-Won;Oh, Jae-Hwan;Kim, Kyu-Man;Jang, Jin
    • Journal of Information Display
    • /
    • v.6 no.1
    • /
    • pp.12-16
    • /
    • 2005
  • Gate and data drivers are essential for driving active matrix display. In this study, we integrate drivers with a-Si:H to develop a compact, better reliability and cost effective display. We design and fabricate drivers with conventional a-Si:H thin film transistors (TFTs). The output voltages are investigated according to the input voltage, temperature and operation time. Based on these studies, we propose here a new driver to prevent gate line from the floated state. For the external coupled voltage fluctuation, the proposed driver shows better stability.

Fabrication and New Model of Saturated I-V Characteristics of Hydrogenerated Amorphous Silicon Thin Film Transistor (비정질 실리콘 박막 트랜지터 포화전압 대 전류특성의 새로운 모델)

  • Lee, Woo-Sun;Kang, Yong-Chul;Yang, Tae-Hwan;Chung, Hae-In
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 1992.11a
    • /
    • pp.3-6
    • /
    • 1992
  • A new analytical expression for the saturated I-V characteristics of hydrogenerated amorphous silicon thin film transistors(a-si:H TFT) is presented and experimentally verified. The results show that the experimental transfer and output characteristics at several temperatures are easily modeled. The model is based on three functions obtained from the experimental data of $I_D$ versus $V_G$. Theoretical results confirm the simple form of the model in terms of the device geometry. It was determined that the saturated drain current increased at a fixed gate voltage and the device saturated at increasingly larger drain voltages while the threshold voltages decreased.

  • PDF

Stability of Amorphous Silicon Thin-Film Transistor using Planarized Gate

  • Choi, Young-Jin;Woo, In-Keun;Lim, Byung-Cheon;Jang, Jin
    • 한국정보디스플레이학회:학술대회논문집
    • /
    • 2000.01a
    • /
    • pp.15-16
    • /
    • 2000
  • The gate bias stress effect of the hydrogenated amorphous silicon (a-Si:H) thin-film transistors (TFTs) with a $SiN_x/BCB$ gate insulator have been studied. The gate planarization was carried out by spin-coating of BCB (benzocyclobutene) on Cr gates. The BCB exhibits charge trappings during a high gate bias, but the stability of the TFT is the same as conventional one when it is between -25 V and +25 V. The charge trap density in the BCB increases with its thickness.

  • PDF

Photofield-Effect in Amorphous In-Ga-Zn-O (a-IGZO) Thin-Film Transistors

  • Fung, Tze-Ching;Chuang, Chiao-Shun;Nomura, Kenji;Shieh, Han-Ping David;Hosono, Hideo;Kanicki, Jerzy
    • Journal of Information Display
    • /
    • v.9 no.4
    • /
    • pp.21-29
    • /
    • 2008
  • We studied both the wavelength and intensity dependent photo-responses (photofield-effect) in amorphous In-Ga-Zn-O (a-IGZO) thin-film transistors (TFTs). During the a-IGZO TFT illumination with the wavelength range from $460\sim660$ nm (visible range), the off-state drain current $(I_{DS_off})$ only slightly increased while a large increase was observed for the wavelength below 400 nm. The observed results are consistent with the optical gap of $\sim$3.05eV extracted from the absorption measurement. The a-IGZO TFT properties under monochromatic illumination ($\lambda$=420nm) with different intensity was also investigated and $I_{DS_off}$ was found to increase with the light intensity. Throughout the study, the field-effect mobility $(\mu_{eff})$ is almost unchanged. But due to photo-generated charge trapping, a negative threshold voltage $(V_{th})$ shift is observed. The mathematical analysis of the photofield-effect suggests that a highly efficient UV photocurrent conversion process in TFT off-region takes place. Finally, a-IGZO mid-gap density-of-states (DOS) was extracted and is more than an order of magnitude lower than reported value for hydrogenated amorphous silicon (a-Si:H), which can explain a good switching properties observed for a-IGZO TFTs.

Schottky barrier polycrystalline silicon thin film transistor by using platinum-silicided source and drain (플레티늄-실리사이드를 이용한 쇼트키 장벽 다결정 박막 트랜지스터트랜지스터)

  • Shin, Jin-Wook;Choi, Chel-Jong;Chung, Hong-Bay;Jung, Jong-Wan;Cho, Won-Ju
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2008.11a
    • /
    • pp.80-81
    • /
    • 2008
  • Schottky barrier thin film transistors (SB-TFT) on polycrystalline silicon(poly-Si) are fabricated by platinum silicided source/drain for p-type SB-TFT. High quality poly-Si film were obtained by crystallizing the amorphous Si film with excimer laser annealing (ELA) or solid phase crystallization (SPC) method. The fabricated poly-Si SB-TFTs showed low leakage current level and a large on/off current ratio larger than $10^5$. Significant improvement of electrical characteristics were obtained by the additional forming gas annealing in 2% $H_2/N_2$ ambient, which is attributed to the termination of dangling bond at the poly-Si grain boundaries as well as the reduction of interface trap states at gate oxide/poly-Si channel.

  • PDF

Active-Matrix Field Emission Display with Amorphous Silicon Thin-Film Transistors and Mo-Tip Field Emitter Arrays

  • Song, Yoon-Ho;Hwang, Chi-Sun;Cho, Young-Rae;Kim, Bong-Chul;Ahn, Seong-Deok;Chung, Choong-Heui;Kim, Do-Hyung;Uhm, Hyun-Seok;Lee, Jin-Ho;Cho, Kyoung-Ik
    • ETRI Journal
    • /
    • v.24 no.4
    • /
    • pp.290-298
    • /
    • 2002
  • We present, for the first time, a prototype active-matrix field emission display (AMFED) in which an amorphous silicon thin-film transistor (a-Si TFT) and a molybdenum-tip field emitter array (Mo-tip FEA) were monolithically integrated on a glass substrate for a novel active-matrix cathode (AMC) plate. The fabricated AMFED showed good display images with a low-voltage scan and data signals irrespective of a high voltage for field emissions. We introduced a light shield layer of metal into our AMC to reduce the photo leakage and back channel currents of the a-Si TFT. We designed the light shield to act as a focusing grid to focus emitted electron beams from the AMC onto the corresponding anode pixel. The thin film depositions in the a-Si TFTs were performed at a high temperature of above 360°C to guarantee the vacuum packaging of the AMC and anode plates. We also developed a novel wet etching process for $n^+-doped$ a-Si etching with high etch selectivity to intrinsic a-Si and used it in the fabrication of an inverted stagger TFT with a very thin active layer. The developed a-Si TFTs performed well enough to be used as control devices for AMCs. The gate bias of the a-Si TFTs well controlled the field emission currents of the AMC plates. The AMFED with these AMC plates showed low-voltage matrix addressing, good stability and reliability of field emission, and good light emissions from the anode plate with phosphors.

  • PDF

Thin Film Transistor Backplanes on Flexible Foils

  • Colaneri, Nick
    • 한국정보디스플레이학회:학술대회논문집
    • /
    • 2006.08a
    • /
    • pp.529-529
    • /
    • 2006
  • Several laboratories worldwide have demonstrated the feasibility of producing amorphous silicon thin film transistor (TFT) arrays at temperatures that are sufficiently low to be compatible with flexible foils such as stainless steel or high temperature polyester. These arrays can be used to fabricate flexible high information content display prototypes using a variety of different display technologies. However, several questions must be addressed before this technology can be used for the economic commercial production of displays. These include process optimization and scale-up to address intrinsic electrical instabilities exhibited by these kinds of transistor device, and the development of appropriate techniques for the handling of flexible substrate materials with large coefficients of thermal expansion. The Flexible Display Center at Arizona State University was established in 2004 as a collaboration among industry, a number of Universities, and US Government research laboratories to focus on these issues. The goal of the FDC is to investigate the manufacturing of flexible TFT technology in order to accelerate the commercialization of flexible displays. This presentation will give a brief outline of the FDC's organization and capabilities, and review the status of efforts to fabricate amorphous silicon TFT arrays on flexible foils using a low temperature process. Together with industrial partners, these arrays are being integrated with cholesteric liquid crystal panels, electrophoretic inks, or organic electroluminescent devices to make flexible display prototypes. In addition to an overview of device stability issues, the presentation will include a discussion of challenges peculiar to the use of flexible substrates. A technique has been developed for temporarily bonding flexible substrates to rigid carrier plates so that they may be processed using conventional flat panel display manufacturing equipment. In addition, custom photolithographic equipment has been developed which permits the dynamic compensation of substrate distortions which accumulate at various process steps.

  • PDF

Self-Aligned Offset Poly-Si TFT using Photoresist reflow process (Photoresist reflow 공정을 이용한 자기정합 오프셋 poly-Si TFT)

  • Yoo, Juhn-Suk;Park, Cheol-Min;Min, Byung-Hyuk;Han, Min-Koo
    • Proceedings of the KIEE Conference
    • /
    • 1996.07c
    • /
    • pp.1582-1584
    • /
    • 1996
  • The polycrystalline silicon thin film transistors (poly-Si TFT) are the most promising candidate for active matrix liquid crystal displays (AMLCD) for their high mobilities and current driving capabilities. The leakage current of the poly-Si TFT is much higher than that of the amorphous-Si TFT, thus larger storage capacitance is required which reduces the aperture ratio fur the pixel. The offset gated poly-Si TFTs have been widely investigated in order to reduce the leakage current. The conventional method for fabricating an offset device may require additional mask and photolithography process step, which is inapplicable for self-aligned source/drain ion implantation and rather cost inefficient. Due to mis-alignment, offset devices show asymmetric transfer characteristics as the source and drain are switched. We have proposed and fabricated a new offset poly-Si TFT by applying photoresist reflow process. The new method does not require an additional mask step and self-aligned ion implantation is applied, thus precise offset length can be defined and source/drain symmetric transfer characteristics are achieved.

  • PDF