• Title/Summary/Keyword: Ultra-shallow junction

Search Result 37, Processing Time 0.034 seconds

Ultra-shallow Junction with Elevated SiCe Source/ Drain fabricated by Laser Induced Atomic Layer Doping (레이저 유도 원자층 도핑(Ll-ALD)법으로 성장시킨 SiGe 소스/드레인 얕은 접합 형성)

  • 장원수;정은식;배지철;이용재
    • Proceedings of the IEEK Conference
    • /
    • 2002.06b
    • /
    • pp.29-32
    • /
    • 2002
  • This paper describes a novel structure of NMOSFET with elevated SiGe source/drain region and ultra-shallow source/drain extension(SDE)region. A new ultra-shallow junction formation technology. Which is based on damage-free process for rcplacing of low energy ion implantation, is realized using ultra-high vacuum chemical vapor deposition(UHVCVD) and excimer laser annealing(ELA).

  • PDF

Ultra Shallow Junction wish Source/Drain Fabricated by Excimer Laser Annealing and realized sub-50nm n-MOSFET (엑시머 레이져를 이용한 극히 얕은 접합과 소스, 드레인의 형성과 50nm 이하의 극미세 n-MOSFET의 제작)

  • 정은식;배지철;이용재
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2001.07a
    • /
    • pp.562-565
    • /
    • 2001
  • In this paper, novel device structures in order to realize ultra fast and ultra small silicon devices are investigated using ultra-high vacuum chemical vapor deposition(UHVCVD) and Excimer Laser Annealing (ELA). Based on these fundamental technologies for the deep sub-micron device, high speed and low power devices can be fabricated. These junction formation technologies based on damage-free process for replacing of low energy ion implantation involve solid phase diffusion and vapor phase diffusion. As a result, ultra shallow junction depths by ELA are analyzed to 10~20nm for arsenic dosage(2${\times}$10$\_$14//$\textrm{cm}^2$), exciter laser source(λ=248nm) is KrF, and sheet resistances are measured to 1k$\Omega$/$\square$ at junction depth of 15nm and realized sub-50nm n-MOSFET.

  • PDF

Ultra shallow function Formation of Low Sheet Resistance Using by Laser Annealing (레이져 어닐링을 이용한 낮은 면저항의 극히 얕은 접합 형성)

  • 정은식;배지철;이용재
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2001.05a
    • /
    • pp.349-352
    • /
    • 2001
  • In this paper, novel device structure in order to realize ultra fast and ultra small silicon devices are investigated using ultra-high vacuum chemical vapor deposition(UHVCVD) and Excimer Laser Annealing (ELA) for ultra pn junction formation. Based on these fundamental technologies for the deep sub-micron device, high speed and low power devices can be fabricated. These junction formation technologies based on damage-free process for replacing of low energy ion implantation involve solid phase diffusion and vapor phase diffusion. As a result, ultra shallow junction depths by ELA are analyzed to 10~20 nm for arsenic dosage (2$\times$10$^{14}$ $\textrm{cm}^2$), excimer laser source(λ=248nm) is KrF, and sheet resistances are measured to 1k$\Omega$/$\square$ at junction depth of 15nm.

  • PDF

Formation of p$^{+}$-n ultra shallow junction with Co/Ti bilayer silicide contact (Co/Ti 이중막 실리사이드 접촉을 갖는 p$^{+}$-n 극저접합의 형성)

  • 장지근;엄우용;신철상;장호정
    • Journal of the Korean Institute of Telematics and Electronics D
    • /
    • v.35D no.5
    • /
    • pp.87-92
    • /
    • 1998
  • Ultr shallow p$^{+}$-n junction with Co/Ti bilayer silicidde contact was formed by ion implantation of BF$_{2}$ [energy : (30, 50)keV, dose:($5{\times}10^{14}$, $5{\times}10^{15}$/$\textrm{cm}^2$] onto the n-well Si(100) region and by RTA-silicidation and post annealing of the evaporated Co(120.angs., 170.angs.)/Ti(40~50.angs.) double layer. The sheet resistance of the silicided p$^{+}$ region of the p$^{+}$-n junction formed by BF2 implantation with energy of 30keV and dose of $5{\times}10^{15}$/$\textrm{cm}^2$ and Co/Ti thickness of $120{\AA}$/(40~$50{\AA}$) was about $8{\Omega}$/${\box}$. The junction depth including silicide thickness of about $500{\AA}$ was 0.14${\mu}$. The fabricated p$^{+}$ -n ultra shallow junction depth including silicide thickness of about $500{\AA}$ was 0.14${\mu}$. The fabricated p$^{+}$-n ultra shallow junction with Co/Ti bilayer silicide contact did not show any agglomeration or variation of sheet resistance value after post annealing at $850^{\circ}C$ for 30 minutes. The boron concentration at the epitaxial CoSi$_{2}$/Si interface of the fabricated junction was about 6*10$6{\times}10^{19}$ / $\textrm{cm}^2$./TEX>.

  • PDF

The study of plasma source ion implantation process for ultra shallow junctions (Ulra shallow Junctions을 위한 플라즈마 이온주입 공정 연구)

  • Lee, S.W.;Jeong, J.Y.;Park, C.S.;Hwang, I.W.;Kim, J.H.;Ji, J.Y.;Choi, J.Y.;Lee, Y.J.;Han, S.H.;Kim, K.M.;Lee, W.J.;Rha, S.K.
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2007.06a
    • /
    • pp.111-111
    • /
    • 2007
  • Further scaling the semiconductor devices down to low dozens of nanometer needs the extremely shallow depth in junction and the intentional counter-doping in the silicon gate. Conventional ion beam ion implantation has some disadvantages and limitations for the future applications. In order to solve them, therefore, plasma source ion implantation technique has been considered as a promising new method for the high throughputs at low energy and the fabrication of the ultra-shallow junctions. In this paper, we study about the effects of DC bias and base pressure as a process parameter. The diluted mixture gas (5% $PH_3/H_2$) was used as a precursor source and chamber is used for vacuum pressure conditions. After ion doping into the Si wafer(100), the samples were annealed via rapid thermal annealing, of which annealed temperature ranges above the $950^{\circ}C$. The junction depth, calculated at dose level of $1{\times}10^{18}/cm^3$, was measured by secondary ion mass spectroscopy(SIMS) and sheet resistance by contact and non-contact mode. Surface morphology of samples was analyzed by scanning electron microscopy. As a result, we could accomplish the process conditions better than in advance.

  • PDF

Deactivation Kinetics in Heavily Boron Doped Silicon Using Ultra Low Energy Ion Implantation (초 저 에너지 이온주입으로 고 조사량 B 이온 주입된 실리콘의 Deactivation 현상)

  • Yoo, Seung-Han;Ro, Jae-Sang
    • Korean Journal of Materials Research
    • /
    • v.13 no.6
    • /
    • pp.398-403
    • /
    • 2003
  • Shallow $p^{+}$ n junction was formed using a ULE(ultra low energy) implanter. Deactivation phenomena were investigated for the shallow source/drain junction based on measurements of post-annealing time and temperature following the rapid thermal annealing(RTA) treatments. We found that deactivation kinetics has two regimes such that the amount of deactivation increases exponentially with annealing temperature up to $850^{\circ}C$ and that it decreases linearly with the annealing temperature beyond that temperature. We believe that the first regime is kinetically limited while the second one is thermodynamically limited. We also observed "transient enhanced deactivation", an anomalous increase in sheet resistance during the early stage of annealing at temperatures higher than X$/^{\circ}C$. Activation energy for transient enhanced deactivation was measured to be 1.75-1.87 eV range, while that for normal deactivation was found to be between 3.49-3.69 eV.

Electrical properties of Ultra-Shallow Junction formed by using Epitaxial $CoSi_{2}$ Thin Film as Diffusion Source ($CoSi_{2}$ 에피박막을 확산원으로 이용하여 형성한 매우 얇은 접합의 전기적 특성)

  • Koo, Bon-Cheol;Shim, Hyun-Sang;Jung, Yun-Sil;Bae, Kyoo-Sik
    • Korean Journal of Materials Research
    • /
    • v.8 no.5
    • /
    • pp.470-473
    • /
    • 1998
  • $As^+$ was ion-implanted onto $CoSi_{2}$ thin films formed by rapidly thermal-annealed Co/Ti bilayers. Then the specimens were drive-in annealed at 500~100$0^{\circ}C$ to form ultra-shallow $n^+$p junction diodes and to measure their 1- V characteristics. When drive-in annealed at 50$0^{\circ}C$ for 280 sec., 50 nm thick ultra-shallow junctions were formed and di¬odes showed the best 1- V characteristics with low leakage current. In particular. the leakage current was 2 orders lower than that of diodes formed by using Co monolayer. It was attributed to uniform $CoSi_{2}$/Si interfaces.

  • PDF

Formation of ultra-shallow $p^+-n$ junction through the control of ion implantation-induced defects in silicon substrate (이온 주입 공정시 발생한 실리콘 내 결함의 제어를 통한 $p^+-n$ 초 저접합 형성 방법)

  • 이길호;김종철
    • Journal of the Korean Vacuum Society
    • /
    • v.6 no.4
    • /
    • pp.326-336
    • /
    • 1997
  • From the concept that the ion implantation-induced defect is one of the major factors in determining source/drain junction characteristics, high quality ultra-shallow $p^+$-n junctions were formed through the control of ion implantation-induced defects in silicon substrate. In conventional process of the junction formation. $p^+$ source/drain junctions have been formed by $^{49}BF_2^+$ ion implantation followed by the deposition of TEOS(Tetra-Ethyl-Ortho-Silicate) and BPSG(Boro-Phospho-Silicate-Glass) films and subsequent furnace annealing for BPSG reflow. Instead of the conventional process, we proposed a series of new processes for shallow junction formation, which includes the additional low temperature RTA prior to furnace annealing, $^{49}BF_2^+/^{11}B^+$ mixed ion implantation, and the screen oxide removal after ion implantation and subsequent deposition of MTO (Medium Temperature CVD oxide) as an interlayer dielectric. These processes were suggested to enhance the removal of ion implantation-induced defects, resulting in forming high quality shallow junctions.

  • PDF

A Study on Ultra-Shallow Junction Formation using Upgraded MDRANGE (향상된 MDRANGE을 사용한 초미세 접합 형성에 관한 연구)

  • 강정원;강유석
    • Proceedings of the IEEK Conference
    • /
    • 1998.10a
    • /
    • pp.585-588
    • /
    • 1998
  • We investigated the ultra-low energy B, P, and As ion implantation using ungraded MDRANGE code to form nanometer junction depths. Even at the ultra-low energies that were simulated in paper, it was found that channeling cases must be carefully considered. In the cases of B, channeling occurred above 500 eV, in the cases of P, channeling occurred above 1 keV, and in the cases of As, channeling occurred above 2 keV. Comparing 2D dopant profiles of 1 keV B, 2 keV P, and 5 keV As with tilts, we demonstrated that most channeling cases occurred not lateral directions but depth directions. Through thus results, even below 5 keV energy ion implant considered here, it is estimated that channeling effects are important in the formation of nanometer junction depths.

  • PDF