• 한국진공학회지
• /
• 제6권3호
• /
• pp.267-274
• /
• 1997

고밀도 유도결합 $Cl_2$ 및 HBr/$Cl_2$ 플라즈마를 이용하여 차세대 반도체 집적회로에 사용가능한 STI(Shallow Trench Isolation)구조에서 trench 식각시 trench etch profile 및 격자손상에 영향을 미치는 공정변수의 효과에 대하여 연구하였다. 식각결과 $Cl_2$만을 사용한 경우에는 trench 식각공정 동안 화학적 측면식각의 증가로 인하여 등방성 식각이 얻어지고 이는 유도입력 전력이 증가하고 바이어스 전압이 감소함에 따라 이의 경향이 증가하였다. 측면식각의 정도는 $Cl_2$에 $N_2$ 및 $O_2$의 첨가에 따라 감소하였다. 순수 HBr을 사용한 경우에 있어서는 Br 라디칼이 Cl 라디칼에 비하여 자발적인 실리콘 식각의 민감도가 감소하여 positive angle의 식각형상이 얻어졌으며 HBr내에 $Cl_2$의 증가에 따라 이방성 식각이 얻어졌 다. 물리적인 격자손상을 투과전자현미경으로 관찰한 결과 <$Cl_2/N_2$및 HBr을 함유한 식각가 스를 사용한 경우에 trench표면에서 결함이 관찰되었다.

• 한국전기전자재료학회논문지
• /
• 제27권9호
• /
• pp.551-554
• /
• 2014

This paper was showed latch up characteristics of super junction power MOSFET by parasitic thyristor according to trench etch angle. As a result of research, if trench etch angle of super junction MOSFET is larger, we obtained large latch up voltage. When trench etch angle was $90^{\circ}$, latch up voltage was more 50 V. and we got 700 V breakdown voltage. But we analyzed on resistance. if trench etch angle of super junction MOSFET is larger, we obtained high on resistance. Therefore, we need optimal point by simulation and experiment for solution of trade off.

• 전기전자학회논문지
• /
• 제18권4호
• /
• pp.532-535
• /
• 2014

본 논문에서는 Super Juction MOSFET의 우수한 열 특성을 검증하기 위해 도출된 공정 및 설계파라미터를 이용하여 열특성을 분석하였다. 열 특성 중 핵심공정인 Trench 식각 각도에 따른 온도차이, 열 저항, 그 때 흐르는 드레인 전류를 측정하여 전체 소비전력을 분석하였다. 분석한 결과 Trench 식각 각도가 $89.3^{\circ}$ 일 때 온도차와 열 저항 값이 가장 작게 나왔으며, 식각 각도에 따라서 분포는 경향성을 보이지 않았다. 따라서 반복 시뮬레이션과 실험을 통해 최적의 값을 도출해야 되며, 본 측정 결과 최적의 식각 각도는 $89.3^{\circ}$와 $89.6^{\circ}$의 결과를 보였다. 다른 전기적인 특성을 고려하여 최종 식각 각도를 보여야 하며, 열 특성의 우수한 SJ MOSFET이 산업에의 이용을 위해 본 논문의 자료가 충분히 활용할 수 있을 것으로 판단된다.

• 대한전기학회논문지:전기물성ㆍ응용부문C
• /
• 제50권9호
• /
• pp.438-443
• /
• 2001

In the shallow trench isolation(STI)-chemical mechanical polishing(CMP) process, the key issues are the optimized thickness control, within-wafer-non-uniformity, and the possible defects such as pad oxide damage and nitride residue. The defect like nitride residue and silicon (or pad oxide) damage after STI-CMP process were discussed to accomplish its optimum process condition. To understand its optimum process condition, overall STI related processes including reverse moat etch, trench etch, STI fill and STI-CMP were discussed. Consequently, we could conclude that law trench depth and high CMP thickness can cause nitride residue, and high trench depth and over-polishing can cause silicon damage.

• 한국전기전자재료학회:학술대회논문집
• /
• 한국전기전자재료학회 1999년도 춘계학술대회 논문집
• /
• pp.501-504
• /
• 1999

In the shallow trench isolation(STI) chemical mechanical polishing(CMP) process, the key issues are the optimized thickness control within- wafer-non-uniformity, and the possible defects such as nitride residue and pad oxide damage. These defects after STI CMP process were discussed to accomplish its optimum process condition. To understand its optimum process condition, overall STI related processes including reverse moat etch, trench etch, STI filling and STI CMP were discussed. It is represented that the nitride residue can be occurred in the condition of high post CMP thickness and low trench depth. In addition there are remaining oxide on the moat surface after reverse moat etch. It means that reverse moat etching process can be the main source of nitride residue. Pad oxide damage can be caused by over-polishing and high trench depth.

• 한국세라믹학회지
• /
• 제39권6호
• /
• pp.570-575
• /
• 2002

현재 전기 . 전자 기술의 추세는 소형화를 비롯하여 집적화, 저전력화, 저가격화의 장점을 가진 MEMS(Micro Electro Mechanical Systems) device의 개발에 주력하고 있으며, 이를 위해서는 고종횡비와 높은 식각 속도를 가진 HDP(High Density Plasma) etching 기술 개발이 필수적이라 할 수 있다. 이를 위하여 우리는 Inductively Coupled Plasma(ICP) 장비를 이용하여 각 공정 변수에 의한 실리콘 deep trench식각 반응을 연구하였다. 실험 공정 변수인 platen power, etch/passivation cycle time에서 etching 단계 시간에 따른 변화와 SF$_{6}$:C$_4$F$_{8}$ 가스유량을 변화시켜 연구하였으며 또한 이들의 profile, scallops, 식각 속도, 균일도, 선택비도 관찰하였다.

• 한국전기전자재료학회논문지
• /
• 제14권1호
• /
• pp.1-5
• /
• 2001

STI(shallow trench isolation)-CMP(chemical mechanical polishing) process have been substituted for LOCOS(local oxidation of silicon) process to obtain global planarization in the below sub-0.5㎛ technology. However TI-CMP process, especially TI-CMP with RIE(reactive ion etching) etch back process, has some kinds of defect like nitride residue, torn oxide defect, etc. In this paper, we studied how to reduced torn oxide defects after STI-CMP with RIE etch back processed. Although torn oxide defects which can occur on trench area is not deep and not severe, torn oxide defects on moat area is not deep and not severe, torn oxide defects on moat area is sometimes very deep and makes the yield loss. Thus, we did test on pattern wafers which go through trench process, APECVD process, and RIE etch back process by using an IPEC 472 polisher, IC1000/SUVA4 PAD and KOH base slurry to reduce the number of torn defects and to study what is the origin of torn oxide defects.

• 한국전기전자재료학회:학술대회논문집
• /
• 한국전기전자재료학회 2010년도 하계학술대회 논문집
• /
• pp.389-389
• /
• 2010

In this paper, an investigation of the benefits of gate oxide for 8" the manufacturing of Trench MOSFETs and its impact on device performance is presented. Layout dimensions of trench power MOSFETs have been continuously reduced in order to decrease the specific on-resistance, maintaining equal vertical dimensions. We discuss experimental results for devices with a pitch size down fabricated with an unconventional gate trench topology and a simplified manufacturing scheme. The fabricated Trench MOSFETs are observed the trench gate oxidation by SEM.

• 한국전기전자재료학회:학술대회논문집
• /
• 한국전기전자재료학회 2009년도 하계학술대회 논문집
• /
• pp.118-119
• /
• 2009

This paper presents the feature profile evolution silicon deep trench etching, which is very crucial for the commercial wafer process application. The silicon deep trenches were etched with the SF6 gas & Hbr gas based process recipe. The optimized silicon deep trench process resulted in vertical profiles (87o~90o) with loading effect of < 1%. The process recipes were developed for the silicon deep trench etching applications. This scheme provides vertically profiles without notching of top corner was observed. In this study, the production of SF6 gas based silicon deep trench etch process much more strongly than expected on the basis of Hbr gas trench process that have been investigated by scanning electron microscope (SEM). Based on the test results, it is concluded that the silicon deep trench etching shows the sufficient profile for practical MOS FET silicon deep trench technology process.

• KIEE International Transactions on Electrophysics and Applications
• /
• 제3C권1호
• /
• pp.28-32
• /
• 2003

In this paper, we have studied the in-situ end point detection (EPD) for direct chemical mechanical polishing (CMP) of shallow trench isolation (STI) structures without the reverse moat etch process. In this case, we applied a high selectivity $1n (HSS) that improves the silicon oxide removal rate and maximizes oxide to nitride selectivity Quite reproducible EPD results were obtained, and the wafer-to-wafer thickness variation was significantly reduced compared with the conventional predetermined polishing time method without EPD. Therefore, it is possible to achieve a global planarization without the complicated reverse moat etch process. As a result, the STI-CMP process can be simplified and improved using the new EPD method.