• The Transactions of the Korean Institute of Electrical Engineers D
• /
• v.54 no.8
• /
• pp.475-481
• /
• 2005

In the existing ICT technique, the mounted electronic devices on the printed circuit board are tested whether the devices are good or not by comparing and measuring the value of the devices after separating the devices to be tested from around it based on the guarding method. But, in case that resistance, inductor and capacitor are configured as a parallel circuit on the circuit pattern, values for each device can not be measured because the total impedance value of the parallel circuit is measured. Accordingly, it is impossible to test whether the parallel circuit is good or not in case that the measured impedance value is within the tolerance error. Also, it is difficult to identify that which device among R, L and C of the parallel circuit is bad in case that the measured impedance value is out of the tolerance error. Accordingly, this paper proposes a test method which can enhance the quality and productivity by separating and measuring accurately R, L and C components from the RLC parallel circuits on the device-mounted printed circuit board. First, the RLC parallel circuit to be test is separated electrically from around it using three-terminal guarding technique. And then R, L and C values are computed based on the total impedance values and phase angles between voltage and current of the parallel circuit measured from two AC input signals with other frequency, Finally, the availability and accuracy of the proposed test method is verified by reviewing the simulation results.

• Proceedings of the KIEE Conference
• /
• 2002.04a
• /
• pp.183-185
• /
• 2002

This paper proposes the test method for the testing of a RLC parallel circuit on the electronic circuit board. This method utilizes a guarding circuit and a phase detection circuit. The guarding circuit separates electrically the tested device or circuit from printed circuit board. Phase detector estimates the phase difference from two signals, voltage and current. This method computes R. L and C value from phase difference($\theta$) and impedance value(Z) obtained by enforcing two other frequence stimulus under the guarding state.

• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.24 no.11
• /
• pp.1098-1103
• /
• 2013

A low-noise amplifier(LNA) using series RLC matching network and resistive feedback at 8 GHz is presented. Inductive degeneration is used for the input matching with which the proposed LNA shows quite a wide bandwidth in terms of $S_{21}$. An equivalent circuit model is deduced for input matching by conversion from parallel circuit to series resonant circuit. By exploiting the resistive feedback and series RLC input matching, fully integrated LNA achieves maximum $S_{21}$ of 8.5 dB(peak to -3 dB bandwidth is about 3.5 GHz) noise figure of 5.9 dB, and IIP3 of 1.6 dBm while consuming 7 mA from 1.2 V supply.

• Journal of the Korean Institute of Telematics and Electronics C
• /
• v.36C no.5
• /
• pp.13-26
• /
• 1999

This paper presents a metric that can guide to optimal circuit models for interconnects among various models, given interconnect parameters and operating environment. To get this goal, we categorize interconnects into RC~c1ass and RLC-c1ass model domains based on the quantitative modeling error analysis using total resistance, inductance and capacitance of interconnects as well as operating frequency. RC~c1ass circuit models, which include most on~chip interconnects, can be efficiently analyzed by using the model~order reduction techniques. RLC-c1ass circuit models are constructed using one of three candidates, ILC(Iterative Ladder Circuit) macromodels, MC(Method of Characteristics) macromodels, and state-based convolution method, the selection process of which is based upon the allowable modeling error and electrical parameters of interconnects. We propose the model domain diagram leading to optimal circuit models and the division of model domains has been achieved considering the simulation cost of macromodels under the environmental assumption of the general purpose circuit simulator such as SPICE. The macromodeling method presented in this paper keeps the passivity of the original interconnects and accordingly guarantees the unconditional stability of circuit models.

• 제어로봇시스템학회:학술대회논문집
• /
• 2000.10a
• /
• pp.526-526
• /
• 2000

The present has a double objective. The first one is to compare and estimate sixteen continuous-time methods through the identificatiun of a system consisted with an RLC electrical circuit. These sixteen methods are classified into three groups that are the linear filters, the modulating functions and the integral methods. The second objective is to estimate directly the physical parameters of the RLC circuit, without resorting to a discrete-time model. The system is consisted of a coil with inductance L and resistance H, and of a capacitor with capacitance C. Having written the physical equations which describe the behavior of the system, the transfer function in where the initial conditions appear is given. These initial conditions should be taken into account during the parameter estimation phase, because they are inevitable within the framework of real signals. A physical interpretation of the identified models is tempted by the direct estimation of the physical parameters L and C. In conclusion, a classification of the studied methods is proposed.

• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.15 no.7
• /
• pp.653-660
• /
• 2004

This paper presents monopole antenna with electromagnetically coupled feed and its equivalent circuit model. The proposed structure is consists of a rectangular disk-loaded monopole and a probe with rectangular spiral strip line feed. The rectangular disk-loaded monopole is represented by parallel RLC resonant circuit and the probe with rectangular spiral strip line feed is represented by series RLC resonant circuit. Therefore broad bandwidth can be achieved through electromagnetic coupling between these structures that generate two resonances within close frequency range. The antenna with electrical dimensions of only 0.075λ$\sub$0/${\times}$0.075λ$\sub$0/${\times}$0.075λ$\sub$0/ has 16.5 % fractional bandwidth for VSWR$\leq$2 at a center frequency of 2.038GHz.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.43 no.7 s.349
• /
• pp.29-37
• /
• 2006

This paper presents a new analytical model to suppress RLC resonance effects which inevitably occur in power/ground lines due to on-chip decoupling capacitor and other interconnect circuit parasitics (i.e., package inductance, on-chip decoupling capacitor, and output drivers, etc.). To characterize the resonance effects, the resonance frequency of the circuit is accurately estimated in an analytical manner. Thereby, a decoupling capacitor size to suppress the resonance for a suitable circuit operation is accurately determined by using the estimated resonance frequency. The developed novel design methodology is verified by using $0.18{\mu}m$ process-based-HSPICE simulation.

• The Transactions of The Korean Institute of Electrical Engineers
• /
• v.57 no.6
• /
• pp.1022-1025
• /
• 2008

This paper presents the generation of the high voltage squarewave pulse using distributed RLC circuit. The demonstrated test was performed with the distributed RLC circuit which consists of the resistance, the inductance and the capacitance. Pspice simulation was also conducted about the experiment circuit. The result of the experiment was in good agreement with the result of the simulation. Theoretical analysis of the initial peak value at the squraewave pulse was derived from the results of the experiment and simulation. Additionally, the characteristics of the time delay was analyzed about the spherical gap switch and the surface discharge gap switch, respectively. It is concluded that the surface discharge gap switch is better than the spherical gap switch to reduce the time delay.

• Journal of the Korean Institute of Illuminating and Electrical Installation Engineers
• /
• v.20 no.6
• /
• pp.81-86
• /
• 2006

Routing signal lines in PCB, line shapes would be straight or bent. time-domain and frequency-domain evaluation of the signal property and interference are archived by precise Modeling of differential signal line. Some of CAD tools can extract equivalent circuit model parameters. but it takes a long time and heavy loads. This paper introduces a basic RLC equivalent circuit model parameter extraction technique for bent differential structures using genetic algorithm by this technique, we can model equivalent circuit of bent differential structures more faster.

• Journal of the Korean Society for Precision Engineering
• /
• v.30 no.7
• /
• pp.733-740
• /
• 2013

The high-velocity electromagnetic forming (EMF) process is based on the Lorentz force and the energy of the magnetic field. The advantages of EMF include improved formability, wrinkle reduction, and non-contact forming. In this study, numerical simulations were conducted to determine the practical parameters for the EMF process. A 2-D axis-symmetric electromagnetic model was used, based on a spiral-type forming coil. In the numerical simulation, an RLC circuit was coupled to the spiral coil to measure various design parameters, such as the system input current and the electromagnetic force. The simulation results show that even though the input peak current levels were at the same level in each case, the forming condition varied due to differences in the frequency of the input current. Thus, the electromagnetic forming force was affected by the input current frequency, which in turn, determined the magnitude of the current density and the magnetic flux density.