• Journal of IKEEE
• /
• v.14 no.1
• /
• pp.33-39
• /
• 2010

In this paper, a 5Gb/s receiver with an adaptive equalizer for serial link interfaces is proposed. For effective gain control, a least-mean-square (LMS) algorithm was implemented with two internal signals of slicers instead of output node of an equalizing filter. The scheme does not affect on a bandwidth of the equalizing filter. It also can be implemented without passive filter and it saves chip area and power consumption since two internal signals of slicers have a similar DC magnitude. The proposed adaptive equalizer can compensate up to 25dB and operate in various environments, which are 15m shield-twisted pair (STP) cable for DisplayPort and FR-4 traces for backplane. This work is implemented in $0.18-{\mu}m$ 1-poly 4-metal CMOS technology and occupies $200{\times}300{\mu}m^2$. Measurement results show only 6mW small power consumption and 2Gbps operating range with fabricated chip. The equalizer is expected to satisfy up to 5Gbps operating range if stable varactor(RF) is supported by foundry process.

• Journal of the Korean Institute of Navigation
• /
• v.25 no.1
• /
• pp.53-60
• /
• 2001

This paper presents the fabrication of the LNA which is operating at 2.13 ~ 2.16 GHz for IMT-2000 front-end receiver using series feedback and resistive decoupling circuit. Series feedback added to the source lead of a GaAs FET keeps the low noise characteristics and drops the input reflection coefficient of a low noise amplifier simultaneously. Also, it increases the stability of the LNA. Resistive decoupling circuit is suitable for input stage matching because a signal at low frequency is dissipated by a resistor in the matching network. The amplifier consists of GaAs FET ATF-10136 for low noise stage and VNA-25 which is internally matched MMIC for high gain stage. The amplifier is fabricated with both the RF circuits and self bias circuit on the Teflon substrate with 3.5 permittivity. The measured results of the LNA which is fabricated using the above design technique are presented more than 30 dB in gain, PldB 17 dB and less than 0.7 dB in noise figure, 1.5 in inputㆍoutput SWR(Standing Wave Ratio).

• KSII Transactions on Internet and Information Systems (TIIS)
• /
• v.11 no.2
• /
• pp.1250-1264
• /
• 2017

This paper presents the architecture design, implement, experimental validation of a bistatic backscatter wireless communication system in Wi-Fi network. The operating principle is to communicate a tag's data by detecting the power level of the power modulated Wi-Fi packets to be reflected or absorbed by backscatter tag, in interconnecting with Wi-Fi device and Wi-Fi AP. This system is able to provide the identification and sensor data of tag on the internet connectivity without requiring extra device for reading data, because this uses an existing Wi-Fi AP infrastructure. The backscatter tag consists of Wi-Fi energy harvesting part and a backscatter transmitter/a power-detecting receiver part. This tag can operate by harvesting and generating energy from Wi-Fi signal power. Wi-Fi device decodes information of the tag data by recognizing the power level of the backscattered Wi-Fi packets. Wi-Fi device receives the backscattered Wi-Fi packets and generates the tag's data pattern in the time-series of channel state information (CSI) values. We believe that this system can be achieved wireless connectivity for ultra- low-power IoT and wearable device.

• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.26 no.6
• /
• pp.589-592
• /
• 2015

In this paper, we suggested a real-time test-bed for analyzing frequency interference between 2.4 GHz unlicensed devices, such as WiFi, Zigbee, etc. Owing to versatile programming capability of Universal Software Radio Peripheral(USRP) and $Labview^{TM}$, frequency interference environments can be easily modeled. Therefore, performance degradation effects due to various parameters of interferer and victim receiver can be analyzed intuitively. For verification, we showed a frequency interference scenario, which consists of IEEE 802.15.4 as a victim and IEEE 802.11b as a interferer. Measured Bit Error Rate(BER) results showed good agreement with theory and simulation results.

• Journal of Korea Society of Industrial Information Systems
• /
• v.21 no.1
• /
• pp.43-50
• /
• 2016

In this paper, new automatic LC calibrator is proposed for realizing a passive LC filter with almost constant frequency characteristic regardless of the PVT variations. The SAW-less GPS RX front-end is implemented using a 65nm CMOS process using the proposed LC calibrator. Also, new dual-mode low noise amplifier (LNA) structure is proposed to generate the RF signal required for the LC calibrator. The characteristics of the implemented GPS RX front-end show the voltage gain of about 42.5 dB, noise figure of below 1.35 dB, the blocker input P1dB of -24 dBm in case of the worst blocker signal at 1710 MHz frequency, while it consumes 7 mA current at 1.2 V power supply voltage.

• The Journal of the Institute of Internet, Broadcasting and Communication
• /
• v.20 no.4
• /
• pp.129-133
• /
• 2020

In this paper, a temperature compensation circuit is presented in order to mitigate gain variability due to temperature in the W-band low-noise amplifier (LNA). The proposed cascode temperature compensation bias circuit automatically controls gate bias voltages of the common-source LNA in order to suppress variations of small-signal gain. The designed circuit was realized in a 100-nm GaAs pHEMT process. The simulated voltage gain of W-band LNA including the proposed bias circuit is >20 dB with gain variability less than ±0.8 dB in the range of temperatures between -35 to 71℃. We expect that the proposed circuit contributes to millimeter-wave receivers for stable performances in radar applications.

• Journal of IKEEE
• /
• v.14 no.4
• /
• pp.257-262
• /
• 2010

We design a CMOS front-end with wide variable gain and low power consumption for 5.25 GHz band. To obtain wide variable gain range, a p-type metal-oxide-semiconductor field-effect transistor (PMOS FET) in the low noise amplifier (LNA) section is connected in parallel. For a mixer, single balanced and folded structure is employed for low power consumption. Using this structure, the bias currents of the transconductance and switching stages in the mixer can be separated without using current bleeding path. The proposed front-end has a maximum gain of 33.2 dB with a variable gain range of 17 dB. The noise figure and third-order input intercept point (IIP3) are 4.8 dB and -8.5 dBm, respectively. For this operation, the proposed front-end consumes 7.1 mW at high gain mode, and 2.6 mW at low gain mode. The simulation results are performed using Cadence RF spectre with the Taiwan Semiconductor Manufacturing Company (TSMC) $0.18\;{\mu}m$ CMOS technology.)

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.36 no.3A
• /
• pp.189-197
• /
• 2011

OFDM systems are much studied for the recent high speed wireless optical communication system. OFDM system has basically high PAPR and ICI easily generated because of non-linearity and RF impairments. In the wireless optical communication system, optical output power driven by current of LED is not linear so that transmission signals are distorted. Therefore, research about reception performance of this nonlinear optical output emitted by non-linear LED transfer function and OFDM signal has been conducted. Nonlinear effect of LED is different from nonlinear effect of OFDM system in the conventional radio communication system, which degrades the BER performance. In this paper, we apply non-linear transfer function of recently studied LED into OFDM system. So, for reducing the PAPR and suppressing the ICI in frequency domain of receiver, we suggest a new PAPR reduction technique to reduce non-linear distortion of LED and an adaptive ICI suppression algorithm so that BER performance may be improved. Also, the proposed method is verified through simulation results.

• Journal of the Korean Institute of Illuminating and Electrical Installation Engineers
• /
• v.22 no.6
• /
• pp.141-147
• /
• 2008

This paper describes the design of frequency down converting Mixer in the receiver to use compound semiconductor and CMOS product process. The basic theory and structure of frequency down converting Mixer is surveyed, and we design mixer circuit with active balun which use the compound semiconductor and CMOS process. This mixer convert a single ended signal to differential signal at input port of RF and LO instead of matching circuit to get dual band balanced mixer structure and characteristic broadband. This designed mixer has a conversion gain $-1{\sim}-6[dB]$ at $2{\sim}6[GHz]$ bandwidths. However, the simulation of the designed mixer with active balun has the result of a 7[dB] conversion gain for -2[dBm] LO input power and -10[dBm] input P1[dB] at 5.8[GHz].

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.11 no.9
• /
• pp.1749-1754
• /
• 2007

In this paper, we propose a new Intra-body communication system for bio-sensor which is one of applications in PAN(Personal Area Network) using body channel. The communication systems for bio-sensor network usually transmits a lot of data acquired in sensor to the receiver in wrist or waist. So we deign the intra-body modem with high data rate, low power, and small size which are achieved by baseband communication techniques. It is noted that the baseband transmission does not requires any analog IF and RF frontends, and can be operated in lower frequency than bandpass transmission. The proposed modem operates at 10MHz band according to the characteristics of intra-body channel, and shows the capability of 5Mbps data rate at distance of 20cm, with $BER=10^{-5}$. In addition, we implement the modem within $2{\times}2cm$ area.