전기전자학회논문지 (Journal of IKEEE)

  • 제14권1호
  • /
  • Pages.33-39
  • /
  • 2010
  • /
  • 1226-7244(pISSN)
  • /
  • 2288-243X(eISSN)
한국전기전자학회 (Institute of Korean Electrical and Electronics Engineers)
권호 표지

5-Gb/s 연속시간 적응형 등화기 설계

A 5-Gb/s Continuous-Time Adaptive Equalizer

  • Kim, Tae-Ho (School of Electronics Engineering, Inha University) ;
  • Kim, Sang-Ho (School of Electronics Engineering, Inha University) ;
  • Kang, Jin-Ku (School of Electronics Engineering, Inha University)
  • 투고 : 2010.03.08
  • 발행 : 2010.04.26
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

본 논문에서는 5Gb/s의 직렬 링크 인터페이스에 적용 가능한 적응형 수신기를 제안한다. 효율적인 이득 제어를 위해 등화필터의 출력단 대신 슬라이서의 내부 신호를 적용한 LMS(Least Mean Square) 알고리즘을 구현하였다. 제안된 방식은 등화기의 대역폭에 영향을 미치지 않는다. 또한 비슷한 DC 크기의 신호를 가지는 슬라이서(slicer)의 내부 신호를 이용하였기 때문에 수동소자를 이용한 필터를 제거함으로써 칩 면적 및 전력소모를 줄일 수 있다. 제안된 적응형 등화기는 25dB까지 보상이 가능하며 디스플레이포트를 위한 15-m STP 케이블과 FR-4 전송선로에 적용 가능하다. 제안된 회로는 $0.18{\mu}m$ 1-폴리 4-메탈 CMOS 공정 기술이 적용하여 구현하였으며 $200{\times}300{\mu}m^2$의 칩 면적을 차지한다. 제작된 칩의 측정 결과 1.8V 공급전원에서 6mW의 매우 적은 전력소모를 나타내고 2Gbps 동작을 확인하였다. 안정된 RF용 버랙터(Varactor)를 사용하는 공정을 적용할 경우 5Gbps 동작범위를 만족할 것으로 예상된다.

In this paper, a 5Gb/s receiver with an adaptive equalizer for serial link interfaces is proposed. For effective gain control, a least-mean-square (LMS) algorithm was implemented with two internal signals of slicers instead of output node of an equalizing filter. The scheme does not affect on a bandwidth of the equalizing filter. It also can be implemented without passive filter and it saves chip area and power consumption since two internal signals of slicers have a similar DC magnitude. The proposed adaptive equalizer can compensate up to 25dB and operate in various environments, which are 15m shield-twisted pair (STP) cable for DisplayPort and FR-4 traces for backplane. This work is implemented in $0.18-{\mu}m$ 1-poly 4-metal CMOS technology and occupies $200{\times}300{\mu}m^2$. Measurement results show only 6mW small power consumption and 2Gbps operating range with fabricated chip. The equalizer is expected to satisfy up to 5Gbps operating range if stable varactor(RF) is supported by foundry process.

키워드

참고문헌

  1. Y. S. Sohn, S. J. Bae, H. J. Park, S. I. Cho, " A Decision Feedback Equalization Receiver for the STL SDRAM Interface with Clock-Date Skew compensation," IEICE Trans, vol.E87, May 2004.
  2. S. Gondi, Equalization and Clock and Data Recovery Techniques for Serial-Link Receivers, Ph.D. dissertation, UCLA, LA, CA, 2006.
  3. J. S. Choi, M. S. Hwang, D. K. Jeong, "A 0.18-$\mu{m}$ CMOS 3.5-Gb/s Continuous-Time Adaptive Cable Equalizer Using Enhanced Low-Frequency Gain Control Method," IEEE JSSC, vol.39, pp. 419-425, March 2004.
  4. S. Gondi, J. Lee, K. Takeuchi, B. Razavi, "A 10Gb/s CMOS Adaptive Equalizer for Backplane Applications," IEEE ISSCC Dig. Of Tech. Papers, vol.1, pp.328-601, February 2005.
  5. J. Lee, "A 20-Gb/s Adaptive Equalizer in 0.13-$\mu{m}$ CMOS Technology," IEEE ISSCC Dig. Of Tech. Papers, pp.273-282, February 2006.
  6. S. Gondi, B. Razavi, "Equalization and Clock and Data Recovery Techniques for 10-Gb/s CMOS Serial-Link Receivers," IEEE JSSC, vol.42, pp.1999- 2011, September 2007.
  7. G, Zhang, P. Chaudhari, M. M. Green, "A BiCMOS 10Gb/s Adaptive Cable Equalizer," IEEE ISSCC Dig. Of Tech. Papers, vol.1, pp.482-541,February 2004.
  8. J. Buckwalter and A. Hajimiri, "A 10Gb/s Data-Dependent Jitter Equalizer," IEEE Custom Integrated Circuits Conference, pp.39-42, October 2004.
  9. K. Yamaguchi, et al., "12Gb/s Duobinary Signaling with x2 Oversampled Edge Equalization," IEEE ISSCC Dig. Of Tech. Papers, vol.1, pp.70-585, February 2005.
  10. R. Payne, et al., "A 6.25-Gb/s Binary Transceiver in 0.13-$\mu{m}$ CMOS for Serial Data Transmission Across High Loss Legacy Backplane Channels," IEEE JSSC, vol.40, pp.2646-2657, December 2005.
  11. A. C. Carusone, "Jitter Equalization for Binary Baseband Communication," IEEE International Symposium on Circuits and Systems, vol.2, pp.936-939, May 2005.
  12. G. Giustolisi, G. Palmisano, G. Palumbo, "A novel CMOS voltage Squarer," IEEE International Symposium on Circuits and Systems, pp.253-256, June 1997.