• 한국자기학회지
• /
• 제17권1호
• /
• pp.6-9
• /
• 2007

양자얽힘 상태를 만들어내는 것은 매우 중요하다. 근거리에 있는 두 계를 양자얽힘 상태로 만드는 것은 그리 어렵지 않으나 직접 상호작용이 불가능 할 정도로 멀리 떨어져서 고정되어 있는 계들을 양자적으로 얽히게 하는 것은 어려운 문제 중의 하나다. 본 논문에서는 먼 거리에 떨어져있는 스핀-1/2입자들 사이에 양자얽힘 상태를 직접적인 상호작용이 아니라 제 삼의 스핀-l/2를 이용하여 생성할 수 있다는 것을 보였다. 상호작용으로는 $F\"{o}rster$ 상호작용과 스핀-스핀 교환 상호작용을 사용하였다.

• ETRI Journal
• /
• 제34권2호
• /
• pp.284-287
• /
• 2012

Quantum-dot cellular automata (QCA) is one of the few alternative computing platforms that has the potential to be a promising technology because of higher speed, smaller size, and lower power consumption in comparison with CMOS technology. This letter proposes an optimized full comparator for implementation in QCA. The proposed design is compared with previous works in terms of complexity, area, and delay. In comparison with the best previous full comparator, our design has 64% and 85% improvement in cell count and area, respectively. Also, it is implemented with only one clock cycle. The obtained results show that our full comparator is more efficient in terms of cell count, complexity, area, and delay compared to the previous designs. Therefore, this structure can be simply used in designing QCA-based circuits.

• Journal of the Optical Society of Korea
• /
• 제18권1호
• /
• pp.65-70
• /
• 2014

This paper presents the simulation and design of an all-optical subtractor using a quantum-dot semiconductor optical amplifier Mach-Zehnder interferometer (QD-SOA MZI) structure consisting of two cascaded switches, the first of which produces the differential bit. Then the second switch produces the borrow bit by using the output of the first switch and the subtrahend data stream. Simulation results were obtained by solving the rate equations of the QD-SOA. The effects of QD-SOA length, peak power and current density have been investigated. The designed gate can operate at speeds of over 250 Gb/s. The simulation results demonstrate a high extinction ratio and a clear and wide-opening eye diagram.

• 전자공학회논문지A
• /
• 제29A권3호
• /
• pp.59-65
• /
• 1992

In this paper, the Numerov method is applied to solve the Schroedinger equation for $Al_{0.3}Ga_{0.7}AS/GaAs/Al_{0.3}Ga_{0.7}As$ double-heterojunction HEMT structures. The 3 subband energy levels, corresponding wave functions, 2-dimensional electron gas density, and conduction band edge profile are calculated from a self-consistent iterative solution of the Schroedinger equation and the Poisson equation. In addition, 2-dimensional electron gas densities in a quantum well of double heterostructure are calculated as a function of applied gate voltage. The density in the double heterojunction quantum well is increased to about more than 90%, however, the transconductance of the double heterostructure HEMT is not improved compared to that of the single heterostructure HEMT. Thus, double-heterojunction structures are expected to be suitable to increase the current capability in a HEMT device or a power HEMT structure.

• 한국전자통신학회논문지
• /
• 제9권4호
• /
• pp.447-454
• /
• 2014

최근에 양자회로 합성과 관련한 대부분의 방법들은 컴퓨터 시뮬레이션에 적합한 서술적 표현 구조를 채택하고 있어 합성된 양자함수들에 대한 분석이 어렵다. 본 논문에서는 구조가 단순하고 직관적 사고가 가능한 양자회로의 새로운 함수표현법을 제안한다. 본 논문 제안사항은 타깃라인상의 유니터리 연산자들의 직렬 적 행렬연산을 멱함수의 산술연산과 modulo 2 연산이란 수학적 치환을 통해 유니터리 연산자의 제어입력을 자신의 멱함수로 합성하는 새로운 함수합성에 있다. 본 논문의 함수합성 알고리듬은 의사-제어된 NCV-양자게이트를 이용한 가역 및 비가역 양자회로들의 함수표현과 새로운 함수합성에 유용하다.

• 한국정보통신학회:학술대회논문집
• /
• 한국해양정보통신학회 2005년도 추계종합학술대회
• /
• pp.887-890
• /
• 2005

DGMOSFET는 CMOS 스케일링의 확장 및 단채널 효과를 보다 효과적으로 제어할 수 있는 유망란 소자이다. 특히 20nm이하의 도핑되지 않은 Si 채널에서 단채널 효과를 제어하는데 가장 효과적이다. 본 논문에서는 DGMOSFET의 해석학적 전송모델을 제시할 것이다. 단채널 효과를 해석학적으로 분석하기 위해 Subthreshold Swing(SS), 그리고 문턱전압 roll-off(${\Delta}V_{th}$) 등을 이용하였다. 여기서 제시된 모델은 이온방출효과와 source-drain 장벽을 통해 캐리어들의 양자 터널링을 포함하여 해석할 것이다. 여기서 제시된 모델은 gate길이, 채널두께, 게이트 산화막 두께 등을 설계하는데 이용할 것이다.

• 한국초전도ㆍ저온공학회논문지
• /
• 제5권1호
• /
• pp.44-47
• /
• 2003

There are several simulation programs in studying superconductor RSFQ (Rapid Single flux Quantum) electronic devices, which include WRspice, WinS, PSCAN, and JSIM. Even though different research groups use different simulation programs, it is not well known about which program gives the simulation results closer to the measurement values. In this work, we used both WRspice and WinS to simulate RSFQ OR gate and to compare the results from the different simulations. This comparison would help in deciding which program is better in the RSFQ circuit design. In the confluence buffer, which is the one of the main components of the DR gate, the measured bias margins were ${\times}23.2%$, while the margins from the simulations were ${\pm}35.56%$ from WRspice and it 53.1% from WinS. However, with the actual fabricated circuit parameters WRspice gave ${\pm}27%$. In WinS the circuit did not operate. We concluded that WRspice is more reliable.

• 정보보호학회논문지
• /
• 제26권3호
• /
• pp.603-608
• /
• 2016

인코딩은 정보의 형태나 형식을 표준화, 보안, 처리 속도 향상, 저장 공간 절약 등을 위해 다른 형태나 형식으로 변환 또는 처리 하는 것을 말한다. 정보 통신에서 송신자의 정보가 다른 형태로 수신자에게 전달할 수 있도록 정보를 변환하는 것도 인코딩이다. 이 처리를 수행 하는 장치를 인코더라 부른다. 본 논문에서는 양자 컴퓨터에서 요구되는 인코더 중 가장 기본적인 4-to-2 인코더를 제안한다. 제안한 인코더는 2개의 OR 게이트를 사용하여 구성된다. 제안한 구조는 셀의 간격을 최적화 하고 배선간의 잡음을 최소화하는 것을 목적으로 설계한다. 제안된 인코더를 QCADesigner를 통해 시뮬레이션을 수행하고, 그 결과를 분석하여 효율성을 확인한다.

• 전기학회논문지
• /
• 제58권6호
• /
• pp.1057-1064
• /
• 2009

This paper introduces a new approach based on a quantum-inspired evolutionary algorithm (QEA) to solve unit commitment (UC) problems. The UC problem is a complicated nonlinear and mixed-integer combinatorial optimization problem with heavy constraints. This paper proposes a bounded quantum evolutionary algorithm (BQEA) to effectively solve the UC problems. The proposed BQEA adopts both the bounded rotation gate, which is simplified and improved to prevent premature convergence and increase the global search ability, and the increasing rotation angle approach to improve the search performance of the conventional QEA. Furthermore, it includes heuristic-based constraint treatment techniques to deal with the minimum up/down time and spinning reserve constraints in the UC problems. Since the excessive spinning reserve can incur high operation costs, the unit de-commitment strategy is also introduced to improve the solution quality. To demonstrate the performance of the proposed BQEA, it is applied to the large-scale power systems of up to 100-unit with 24-hour demand.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 2006년 학술대회 논문집 정보 및 제어부문
• /
• pp.139-141
• /
• 2006

Quantum-dot Cellular Automata (QCA) is one of the most promising next generation nano-electronic devices which will inherit the throne of CMOS which is the domineering implementation technology of large scale low power digital systems. In late 1990s, the basic operations of the QCA cell were already demonstrated on a hardware implementation. Also, design tools and simulators were developed. Nevertheless, its design technology is not quite ready for ultra large scale designs. This paper proposes a new approach which enables the QCA designs to inherit the verification methodologies and tools of CMOS designs, as well. First, a set of disciplinary rules strictly restrict the cell arrangement not to deviate from the predefined structures but to guarantee the deterministic digital behaviors. After the gate and interconnect structures of the QCA design are identified, the signal integrity requirements including the input path balancing of majority gates, and the prevention of the noise amplification are checked. And then the digital logic is extracted and stored in the OpenAccess common engineering database which provides a connection to a large pool of CMOS design verification tools. Towards validating the proposed approach, we designed a 2-bit QCA adder. The digital logic is extracted, translated into the Verilog net list, and then simulated using a commercial software.