• 한국세라믹학회지
• /
• 제49권6호
• /
• pp.631-636
• /
• 2012

Conventional SONOS (poly-silicon/oxide/nitride/oxide/silicon) type memory is associated with a retention issue due to the continuous demand for scaled-down devices. In this study, $Al_2O_3/Y_2O_3/SiO_2$ (AYO) multilayer structures using a high-k $Y_2O_3$ film as a charge-trapping layer were fabricated for nonvolatile memory applications. This work focused on improving the retention properties using a $Y_2O_3$ layer with different tunnel oxide thickness ranging from 3 nm to 5 nm created by metal organic chemical vapor deposition (MOCVD). The electrical properties and reliabilities of each specimen were evaluated. The results showed that the $Y_2O_3$ with 4 nm $SiO_2$ tunnel oxide layer had the largest memory window of 1.29 V. In addition, all specimens exhibited stable endurance characteristics (program/erasecycles up to $10^4$) due to the superior charge-trapping characteristics of $Y_2O_3$. We expect that these high-k $Y_2O_3$ films can be candidates to replace $Si_3N_4$ films as the charge-trapping layer in SONOS-type flash memory devices.

• 대한전자공학회논문지
• /
• 제24권4호
• /
• pp.625-630
• /
• 1987

Thermal evaporated SiO rf sputtered SiO2 thin films were most widely used to the gate oxide of TFTs. In this paper, the difference of trap density and distribution between SiO2 and SiO2 film were studied. TFTs using SiO and SiO2 thin film for the gate oxide were fabricated. The output characteirstics of TFTs and the time dpendencd of the leakage current were measured. Models of the carrier transport and carrier trapping in TFT were proposed. The trap density was obtained by substituting measured value for the equation derived from the proposed model. It was found that rf sputtered SiO2 had more traps at interface than thermal evaporated SiO.

• Bulletin of the Korean Chemical Society
• /
• 제20권9호
• /
• pp.1049-1055
• /
• 1999

Electrochemical oxidation of silicon (p-type Si(100)) at room temperature in ethylene glycol and in aqueous solutions has been performed by applying constant low current densities for the preparation of thin SiO2 layers. In-situ ac impedance spectroscopic methods have been employed to characterize the interfaces of electrolyte/oxide/semiconductor and to estimate the thickness of the oxide layer. The thicknesses of SiO2 layers calculated from the capacitive impedance were in the range of 25-100Å depending on the experimental conditions. The anodic polarization resistance parallel with the oxide layer capacitance increased continuously to a very large value in ethylene glycol solution. However, it decreased above 4 V in aqueous solutions, where oxygen evolved through the oxidation of water. Interstitially dissolved oxygen molecules in SiO2 layer at above the oxygen evolution potential were expected to facilitate the formation of SiO2 at the interfaces. Thin SiO2 films grew efficiently at a controlled rate during the application of low anodization currents in aqueous solutions.

• 전기의세계
• /
• 제22권2호
• /
• pp.11-18
• /
• 1973

This paper reports some results of Si and SiO$_{2}$ films obtained from the expitaxial growth by hydrogen reduction of SiCI$_{4}$ with a hydrogen and carbon dioxide mixture in an epitaxial-deposition chamber. The deposited Si and SiO$_{2}$ are studied by observing the process parameters affecting the rate of deposition, and the quantitative properties at the interface of Si and SiO$_{2}$ are also considered briefly according to the results of the optical absorption and the voltage-current characteristic of MOS etc. using step etching procedure for oxide films.

• E2M - 전기 전자와 첨단 소재
• /
• 제16권9호
• /
• pp.64.2-65
• /
• 2003

A 4 nm layer of ZrOx (targeted x-2) was deposited on an interfacial layer(IL) of native oxide (SiO, t∼1.2 nm) surface on 200 mm Si wafers by a manufacturable atomic layer chemical vapor deposition technique at 30$0^{\circ}C$. Some as-deposited layers were subjected to a post-deposition, rapid thermal annealing at $700^{\circ}C$ for 5 min in flowing oxygen at atmospheric pressure. The experimental x-ray diffraction, x-ray photoelectron spectroscopy, high-resolution transmission electron microscopy, and high-resolution parallel electron energy loss spectroscopy results showed that a multiphase and heterogeneous structure evolved, which we call the Zr-O/IL/Si stack. The as-deposited Zr-O layer was amorphous $ZrO_2$-rich Zr silicate containing about 15% by volume of embedded $ZrO_2$ nanocrystals, which transformed to a glass nanoceramic (with over 90% by volume of predominantly tetragonal-$ZrO_2$(t-$ZrO_2$) and monoclinic-$ZrO_2$(m-$ZrO_2$) nanocrystals) upon annealing. The formation of disordered amorphous regions within some of the nanocrystals, as well as crystalline regions with defects, probably gave rise to lattice strains and deformations. The interfacial layer (IL) was partitioned into an upper Si $o_2$-rich Zr silicate and the lower $SiO_{x}$. The latter was sub-toichiometric and the average oxidation state increased from Si0.86$^{＋}$ in $SiO_{0.43}$ (as-deposited) to Si1.32$^{＋}$ in $SiO_{0.66}$ (annealed). This high oxygen deficiency in $SiO_{x}$ indicative of the low mobility of oxidizing specie in the Zr-O layer. The stacks were characterized for their dielectric properties in the Pt/{Zr-O/IL}/Si metal oxide-semiconductor capacitor(MOSCAP) configuration. The measured equivalent oxide thickness (EOT) was not consistent with the calculated EOT using a bilayer model of $ZrO_2$ and $SiO_2$, and the capacitance in accumulation (and therefore, EOT and kZr-O) was frequency dispersive, trends well documented in literature. This behavior is qualitatively explained in terms of the multi-layer nanostructure and nanochemistry that evolves.ves.ves.

• 한국전기전자재료학회:학술대회논문집
• /
• 한국전기전자재료학회 2001년도 하계학술대회 논문집
• /
• pp.539-542
• /
• 2001

In SiC semiconductor device processing, it needs high temperature anneal for activation of ion implanted dopants. The macrosteps, 7~8nm in height, are formed on the surface of SiC substrates during activation anneal. We have investigated the effect of thermally-grown SiO$_2$layer on the suppression of macrostep formation during high temperature anneal. The cap oxide layer was found to be efficient for suppression of macrostep formation even though the annealing temperature is as high as the melting point of SiO$_2$. The thin cap oxide layer (10nm) was evaporated during anneal then the macrosteps were formed on SiC substrate. On the other hand the thicker cap oxide layer (50nm) remains until the anneal process ends. In that case, the surface was smoother and the macrosteps were rarely formed. The thermally-grown oxide layer is found to be a good material for the suppression of macrostep formation because of its feasibility of growing and processing. Moreover, we can choose a proper oxide thickness considering the evaporate rate of SiO$_2$at the given temperature.

• 한국정보통신학회논문지
• /
• 제3권2호
• /
• pp.471-475
• /
• 1999

$N{_2}O$ 게이트 산화막을 사용한 nMOSFET가 금속 플라즈마 식각 피해에 대한 면역도가 동일한 두께의 순수한 산화막을 갖는 nMOSFET보다 향상됨을 보여준다. Area Antenna Ratio(AAR)를 증가시킴에 따라 $N{_2}O$ 산화막을 갖는 nMOSFET는 좁은 초기 분포 특성과 정전계 스트레스하에서 더 작은 열화특성을 보이는 데 이는 Si기판과 산화막 계면에서의 질소기의 영향으로 설명되어진다. 또한 $N{_2}O$ 게이트 산화막을 사용하면 순수한 게이트 산화막을 사용할 때 보다 금속 Area Antenna Ratio(AAR)과 Perimeter Area ratio(PAR) 의 최대 허용 크기를 더 증가할 수 있다. 이러한 $N{_2}O$ 게이트 산화막을 갖는 NMOSFET의 개선은 Si기판과 $N{_2}O$ 산화막 계면에 있는 질소기에 의한 계면 강도의 영향 때문으로 판단된다.

• 한국전기전자재료학회:학술대회논문집
• /
• 한국전기전자재료학회 2000년도 춘계학술대회 논문집 전자세라믹스 센서 및 박막재료 반도체재료 일렉트렛트 및 응용기술
• /
• pp.39-42
• /
• 2000

As gate dimensions continue to shrink below $0.2{\mu}m$, improving CD (Critical Dimension) control has become a major challenge during CMOS process development. Anti-Reflective Coatings are widely used to overcome high substrate reflectivity at Deep UV wavelengths by canceling out these reflections. In this study, we have investigated Batchtype system for PECVO SiOxNy as Anti-Reflective Coatings. The Singletype system was baseline and Batchtype system was new process. The test structure of Singletype is SiON $250{\AA}$ + Cap Oxide $50{\AA}$ and Batchtype is SiON $250{\AA}$ + Cap Oxide $50{\AA}$ or N2O plasma treatment. Inorganic chemical vapor deposition SiOxNy layer has been qualified for bottom ARC on Poly+WSix layer, But, this test was practiced on the actual device structure of TiN/Al-Cu/TiN/Ti stacks. A former day, in Batchtype chamber thin oxide thickness control was difficult. In this test, Batchtype system is consist of six deposition station, and demanded 6th station plasma treatment kits for N2O treatment or Cap Oxide after SiON $250{\AA}$. Good reflectivity can be obtained by Cap Oxide rather than N2O plasma treatment and both system of PECVD SiOxNy ARC have good electrical properties.

• 대한전자공학회논문지
• /
• 제27권5호
• /
• pp.729-736
• /
• 1990

Oxide (RTO), nitrided-oxide(NO), and reoxidized-nitrided-oxide(ONO) films were formed by sequential rapid thermal processing. The film composition was investigated by Auger electron spectroscopy(AES). The Si/SiO2 interface and SiO2 surface are nitrided more preferentially than SiO2 bulk. When the NO is reoxidized, [N](atomic concentration of N) in the NO film decreased` especially, the decrease of [N] at the surface is considerable. The weaker the nitridation condition is, the larger the increase of thickness is as the reoxidation proceeds. The elelctrical characteristics of RTO, NO, and ONO films were evaluated by 1-V, high frequency (1 MHz) C-V, and high frequency C-V after constant current stress. The ONO film-which has 8 nm thick initial oxide, nitrided in NH3 at 950\ulcorner for 60 s, reoxidized in O2 at 1100\ulcorner for 60 s-shows good electrical characteristics such as higher electrical breakdown voltage and less variation of flat band voltage under high electric field than RTO, and NO films.

• 한국세라믹학회지
• /
• 제52권4호
• /
• pp.290-293
• /
• 2015

The properties of the IZTO thin films on the glass were studied with a variation of the $SiO_2$ buffer layer thickness. $SiO_2$ buffer layers were deposited by plasma-enhanced chemical vapor deposition (PECVD) on the glass, and the In-Zn-Tin-Oxide (IZTO) thin films were deposited on the buffer layer by RF magnetron sputtering. All the IZTO thin films with the $SiO_2$ buffer layer are shown to be amorphous. Optimum $SiO_2$ buffer layer thickness was obtained through analyzing the structural, morphological, electrical, and optical properties of the IZTO thin films. As a result, the IZTO surface roughness is 0.273 nm with a sheet resistance of $25.32{\Omega}/sq$ and the average transmittance is 82.51% in the visible region, at a $SiO_2$ buffer layer thickness of 40 nm. The result indicates that the uniformity of surface and the properties of the IZTO thin film on the glass were improved by employing the $SiO_2$ buffer layer and the IZTO thin film can be applied well to the transparent conductive oxide for display devices.