• Title/Summary/Keyword: Memory reduction

Search Result 473, Processing Time 0.022 seconds

Effects of N-acetylcystein on changes in parvalbumin-positive interneurons in the hippocampus after carbon monoxide poisoning (급성 일산화탄소 중독 후 해마에서 Parvalbumin 양성 중간뉴론의 변화에 대한 N-acetylcystein의 효과)

  • Kim, Seon Tae;Yoo, Su Jin
    • Journal of The Korean Society of Clinical Toxicology
    • /
    • v.19 no.2
    • /
    • pp.100-109
    • /
    • 2021
  • Purpose: The purpose of this study was to investigate effect of N-acetylcysteine (NAC) on the injury of putative parvalbumin positive interneurons defined by molecular marker and hippocampal long-term potentiation (LTP), a marker of neural plasticity following acute carbon monoxide (CO) poisoning. Methods: Adult Sprague-Dawley rats were exposed to 1100 ppm CO for 40 minutes followed by 3000 ppm CO for 20 minutes. Animals received daily intraperitoneal injection of NAC (150 mg/kg) for 5 days after CO exposure. Changes in learning and spatial memory were evaluated by Y-maze test 5 days after the poisoning. In vivo LTP in hippocampal CA1 area was evaluated by using extracellular electrophysiological technique. Immunohistochemical staining were adopted to observe expressional damages of parvalbumin (PV) immunoreactive interneurons in the hippocampus following the poisoning. Results: Acute CO intoxication resulted in no changes in memory performance at Y-maze test but a significant reduction of LTP in the in hippocampal CA1 area. There was also a significant reduction of PV (+) interneurons in the hippocampal CA1 area 5 days after CO poisoning. Daily treatment of NAC significantly improved hippocampal LTP impairment and reduced immunoreactivity for PV in the hippocampus following the acute CO poisoning. Conclusion: The results of this study suggest that reduction of hippocampal LTP and PV (+) interneurons in the hippocampus is sensitive indicator for brain injury and daily NAC injections can be the alternative therapeutics for the injury induced by acute CO poisoning.

Efficient IFFT Design Using Mapping Method (Mapping 기법을 이용한 효율적인 IFFT 설계)

  • Jang, In-Gul;Kim, Yong-Eun;Chung, Jin-Gyun
    • Journal of the Institute of Electronics Engineers of Korea TC
    • /
    • v.44 no.11
    • /
    • pp.11-18
    • /
    • 2007
  • FFT(Fast Fourier Transform) processor is one of the key components in the implementation of OFDM systems such as WiBro, DAB and UWB systems. Most of the researches on the implementation of FFT processors have focused on reducing the complexities of multipliers, memory and control circuits. In this paper, to reduce the memory size required for IFFT(Inverse Fast Fourier Transform), we propose a new IFFT design method based on a mapping method. By simulations, it is shown that the reposed IFFT design method achieves more than 60% area reduction and much SQNR(Signal-to-Quantization-Noise Ratio) gain compared with previous IFFT circuits.

High-Speed Low-Power Global On-Chip Interconnect Based on Delayed Symbol Transmission

  • Park, Kwang-Il;Koo, Ja-Hyuck;Shin, Won-Hwa;Jun, Young-Hyun;Kong, Bai-Sun
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.12 no.2
    • /
    • pp.168-174
    • /
    • 2012
  • This paper describes a novel global on-chip interconnect scheme, in which a one UI-delayed symbol as well as the current symbol is sent for easing the sensing operation at receiver end. With this approach, the voltage swing on the channel for reliable sensing can be reduced, resulting in performance improvement in terms of power consumption, peak current, and delay spread due to PVT variations, as compared to the conventional repeater insertion schemes. Evaluation for on-chip interconnects having various lengths in a 130 nm CMOS process indicated that the proposed on-chip interconnect scheme achieved a power reduction of up to 71.3%. The peak current during data transmission and the delay spread due to PVT variations were also reduced by as much as 52.1% and 65.3%, respectively.

Seismic response of RC structures rehabilitated with SMA under near-field earthquakes

  • Shiravand, M.R.;Khorrami Nejad, A.;Bayanifar, M.H.
    • Structural Engineering and Mechanics
    • /
    • v.63 no.4
    • /
    • pp.497-507
    • /
    • 2017
  • During recent earthquakes, a significant number of concrete structures suffered extensive damage. Conventional reinforced concrete structures are designed for life-time safety that may see permanent inelastic deformation after severe earthquakes. Hence, there is a need to utilize adequate materials that have the ability to tolerate large deformation and get back to their original shape. Super-elastic shape memory alloy (SMA) is a smart material with unique properties, such as the ability to regain undeformed shape by unloading or heating. In this research, four different stories (three, five, seven and nine) of reinforced concrete (RC) buildings have been studied and subjected to near-field ground motions. For each building, two different types of reinforcement detailing are considered, including (1) conventional steel reinforcement (RC frame) and (2) steel-SMA reinforcement (SMA RC frame), with SMA bars being used at plastic zones of beams and steel bars in other regions. Nonlinear time history analyses have been performed by "SeismoStruct" finite element software. The results indicate that the application of SMA materials in plastic hinge regions of the beams lead to reduction of the residual displacement and consequently post-earthquake repairs. In general, it can be said that shape memory alloy materials reduce structural damage and retrofit costs.

A study on the CFT error reduction of switched-current system (전류 스위칭 시스템의 CFT 오차 감소에 관한 연구)

  • 최경진;이해길;신홍규
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.21 no.5
    • /
    • pp.1325-1331
    • /
    • 1996
  • In this paper, a new current-memory circuit is proposed that reduces the clock feedthrough(CFT) error voltage causing total harmonic distortion(THD) increment in switched-current(SI) systems. Using PMOS transistor in CMOS complementary, the proposed one reduces output distortion current due to the CFT errorvoltage. A proposed current-memory is designed using a 1.2.mu.m CMOS process anda 1MHz sinusoidal signal having a 68.mu.A amplitude current is applied as input (sampling frequency:20MHz). It hasbeen shown from the simulation that the output distortion current effected by the CFT error voltage is reduced by approximately 10 times the error voltage of conventional one, THD is -57dB in case ofappling 1kHz frequency input signalwith 0.5 peak signal-to-bias current ratio.

  • PDF

Amelioration of Cognitive Dysfunction in APP/PS1 Double Transgenic Mice by Long-Term Treatment of 4-O-Methylhonokiol

  • Jung, Yu-Yeon;Lee, Young-Jung;Choi, Dong-Young;Hong, Jin Tae
    • Biomolecules & Therapeutics
    • /
    • v.22 no.3
    • /
    • pp.232-238
    • /
    • 2014
  • Alzheimer's disease (AD) is the most common neurodegenerative disease without known ways to cure. A key neuropathologic manifestation of the disease is extracellular deposition of beta-amyloid peptide (Ab). Specific mechanisms underlying the development of the disease have not yet been fully understood. In this study, we investigated effects of 4-O-methylhonokiol on memory dysfunction in APP/PS1 double transgenic mice. 4-O-methylhonokiol (1 mg/kg for 3 month) significantly reduced deficit in learning and memory of the transgenic mice, as determined by the Morris water maze test and step-through passive avoidance test. Our biochemical analysis suggested that 4-O-methylhonokiol ameliorated $A{\beta}$ accumulation in the cortex and hippocampus via reduction in beta-site APP-cleaving enzyme 1 expression. In addition, 4-O-methylhonokiol attenuated lipid peroxidation and elevated glutathione peroxidase activity in the double transgenic mice brains. Thus, suppressive effects of 4-O-methylhonokiol on $A{\beta}$ generation and oxidative stress in the brains of transgenic mice may be responsible for the enhancement in cognitive function. These results suggest that the natural compound has potential to intervene memory deficit and progressive neurodegeneration in AD patients.

Fabrication and Device Performance of Tera Bit Level Nano-scaled SONOS Flash Memories (테라비트급 나노 스케일 SONOS 플래시 메모리 제작 및 소자 특성 평가)

  • Kim, Joo-Yeon;Kim, Moon-Kyung;Kim, Byung-Cheul;Kim, Jung-Woo;Seo, Kwang-Yell
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.20 no.12
    • /
    • pp.1017-1021
    • /
    • 2007
  • To implement tera bit level non-volatile memories of low power and fast operation, proving statistical reproductivity and satisfying reliabilities at the nano-scale are a key challenge. We fabricate the charge trapping nano scaled SONOS unit memories and 64 bit flash arrays and evaluate reliability and performance of them. In case of the dielectric stack thickness of 4.5 /9.3 /6.5 nm with the channel width and length of 34 nm and 31nm respectively, the device has about 3.5 V threshold voltage shift with write voltage of $10\;{\mu}s$, 15 V and erase voltage of 10 ms, -15 V. And retention and endurance characteristics are above 10 years and $10^5$ cycle, respectively. The device with LDD(Lightly Doped Drain) process shows reduction of short channel effect and GIDL(Gate Induced Drain Leakage) current. Moreover we investigate three different types of flash memory arrays.

A design of convolutional encoder and interleaver with minimized memory size (메모리 크기를 최소화한 인터리버 및 길쌈부호기의 설계)

  • 임인기;김경수;조한진
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.24 no.12B
    • /
    • pp.2424-2429
    • /
    • 1999
  • In this paper, we present a memory efficient implementation method of channel encoder using convolutional encoding and interleaving. In conventional method, two separate RAMs must be used for the channel encoder: one RAM for storing frame data and another RAM for interleaving. In our method, without using interleaving RAM, we only use two small RAMs for buffering input frame data. We can process convolutional encoding and interleaving concurrently by using the two RAMs. There are several advantages when applying channel encoder designed using this method to several digital mobile telecommunications : the reduction of memory size ranging 33 % - 60 %, simplified procedure of receiving frame data, and resultant timing margin gained by the simplified procedure.

  • PDF

An Area-efficient Implementation of Layered LDPC Decoder for IEEE 802.11n WLAN (IEEE 802.11n WLAN 표준용 Layered LDPC 복호기의 저면적 구현)

  • Jeong, Sang-Hyeok;Na, Young-Heon;Shin, Kyung-Wook
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2010.05a
    • /
    • pp.486-489
    • /
    • 2010
  • This paper describes a layered LDPC decoder which supports block length of 1,944 bits and code rate 1/2 for IEEE 802.11n WLAN standard. To reduce the hardware complexity, the min-sum algorithm and layered architecture is adopted. A novel memory reduction technique suitable for min-sum algorithm reduces memory size by 75% compared with conventional method. The designed processor has 200,400 gates and 19,400 bits memory, and it is verified by FPGA implementation. The estimated throughput is about 200 Mbps at 120 MHz clock by using Xilinx Virtex-4 FPGA device.

  • PDF

Carbonation depth prediction of concrete bridges based on long short-term memory

  • Youn Sang Cho;Man Sung Kang;Hyun Jun Jung;Yun-Kyu An
    • Smart Structures and Systems
    • /
    • v.33 no.5
    • /
    • pp.325-332
    • /
    • 2024
  • This study proposes a novel long short-term memory (LSTM)-based approach for predicting carbonation depth, with the aim of enhancing the durability evaluation of concrete structures. Conventional carbonation depth prediction relies on statistical methodologies using carbonation influencing factors and in-situ carbonation depth data. However, applying in-situ data for predictive modeling faces challenges due to the lack of time-series data. To address this limitation, an LSTM-based carbonation depth prediction technique is proposed. First, training data are generated through random sampling from the distribution of carbonation velocity coefficients, which are calculated from in-situ carbonation depth data. Subsequently, a Bayesian theorem is applied to tailor the training data for each target bridge, which are depending on surrounding environmental conditions. Ultimately, the LSTM model predicts the time-dependent carbonation depth data for the target bridge. To examine the feasibility of this technique, a carbonation depth dataset from 3,960 in-situ bridges was used for training, and untrained time-series data from the Miho River bridge in the Republic of Korea were used for experimental validation. The results of the experimental validation demonstrate a significant reduction in prediction error from 8.19% to 1.75% compared with the conventional statistical method. Furthermore, the LSTM prediction result can be enhanced by sequentially updating the LSTM model using actual time-series measurement data.