• Title/Summary/Keyword: IP 코어 개발

Search Result 23, Processing Time 0.024 seconds

VoIP System on Chip Design Using ARM9 Core and Its Function Verification Board Development (ARM9 코어를 이용한 VoIP 시스템 칩 설계 및 기능 검증용 보드 개발)

  • So, Woon-Seob;Hyang, Dae-Hwan
    • Proceedings of the Korea Information Processing Society Conference
    • /
    • 2002.11b
    • /
    • pp.1281-1284
    • /
    • 2002
  • 본 논문은 인터넷을 이용한 음성통신 서비스를 제공하기 위해 사용되는 VoIP 시스템 칩 설계 및 기능 검증을 위한 보드 개발에 관한 것이다. 구성이 간단한 시스템을 구현하기 위하여 32 비트 RISC 프로세서인 ARM922T 프로세서 코어를 중심으로 IP 망 접속 기능, 톤 발생 및 음성신호 접속기능과 다양한 사용자 정합 기능을 가지는 VoIP 시스템 칩을 설계하고, 이 칩의 기능을 검증하기 위하여 시험 프로그램 및 통신 프로토콜을 개발하였으며, 각종 설계 및 시뮬레이션 툴을 사용하고 ARM922T와 FPGA가 결합된 Excalibur를 사용한 시험용 보드를 개발하여 시험하였다.

  • PDF

A Study on the development of Servo Motor Control IP Core based on FPGA (FPGA 기반 서보 모터 제어 IP 코어 개발에 관한 연구)

  • Moon, Yong-Seon;Roh, Sang-Hyun;Jo, Kwang-Hun;Lee, Young-Pil;Bae, Young-Chul
    • Journal of the Korean Institute of Intelligent Systems
    • /
    • v.20 no.4
    • /
    • pp.562-568
    • /
    • 2010
  • Until now, the implementation of servo motor control units which is being applied in various industrial ares such as industrial system, office equipment, home appliance and robotics, used the MCU and DSC(or DSP). However, MCU and DSC have limitations of not being able to maximize control efficiency of the motor and the flexibility. Thus, in this paper, we propose and implemented the designing method for development of servo motor control IP based on FPGA which have a structure to make the best motor control efficiency and flexibility of control,

Virtual Platform based on OpenRISC (OpenRISC 기반의 버츄얼 플랫폼)

  • Jang, HyeongUk;Lee, Jae-Jin;Byun, Kyungjun;Eum, Nakwoong;Jeong, Sangbae
    • Smart Media Journal
    • /
    • v.3 no.4
    • /
    • pp.9-15
    • /
    • 2014
  • A virtual platform models a processor core and the peripheral devices constituting the SoC in software. Major companies utilize a variety of platforms for product development with optimal SW+SoC integrated system architecture design and IP reuse based Top-Down design flow using a virtual platform. In this paper, we propose a virtual platform based on OpenRISC, an open source RISC based core. The proposed virtual platform supports high speed emulation of approximately 20 MIPS using DBT (Dynamic Binary Translation).

Implementation of small and medium IMS Core Main System (중·소형 IMS 코어 메인 시스템 구현)

  • Kim, Sam-Taek
    • The Journal of the Institute of Internet, Broadcasting and Communication
    • /
    • v.15 no.4
    • /
    • pp.99-104
    • /
    • 2015
  • Service platform which can offer various multimedia communication as the video, audio, voice and data is IMS(IP Multi-Media Subsystem). It is effective in the company is introducing only such convergence IMS services to be required to provide various multimedia services at the lowest cost and existing communication environment while keeping the maximum Therefore, in this study, we had developed IMS 코어 main system that not more than 1,000 employees of companies can effectively establish IMS solutions. This system is located at the middle between IMS terminal and CSCF(Call Session Control Function) in line with IMS services and provides CSCF in response to the IMS terminal and IMS terminal in response to the CSCF. As well, corded telephone and SIP phone which were used as terminal is linked with gateway.

The VoIP System on Chip Design and the Test Board Development for the Function Verification (VoIP 시스템 칩 설계 및 기능 검증용 보드 개발)

  • 소운섭;황대환;김대영
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2003.10a
    • /
    • pp.990-994
    • /
    • 2003
  • This paper describes the VoIP(Voice over Internet Protocol) SoC(System on Chip) Design and the test board development for the function verification to support voice communication services using Internet. To implement the simple system of configuration, we designed the VoIP SoC which have ARM922T of 32bit microprocessor, IP network interface, voice signal interface, various user interface function. Also we developed test program and communication protocol to verify the function of this chip. We used several tools of design and simulation, developed and tested a test board with Excalibur which includes ARM922T microprocessor and FPGA.

  • PDF

Development of Embedded Network Processor (임베디드 네트웍용 프로세서 개발)

  • 유문종;최종운
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2001.10a
    • /
    • pp.560-563
    • /
    • 2001
  • We made a HTTP server using 8 bit microprocessor. It was TMP84C015 which applied a 180 core and RTL8019AS was installed for an ethernet physical layer. Assembly language was used to optimize a performance of the MPU, to overcome an restriction of memory size and to maximize the throughput of packet using TCP, UDP, IP, ICMP and ARP protocol. We used LabVIEW to verified the each protocol on the client side.

  • PDF

The Development of 1G-PON Reach Extender based on Wavelength Division Multiplexing for Reduction of Optical Core (국사 광역화와 광코어 절감을 위한 파장분할다중 기반의 1기가급 수동 광가입자망 Reach Extender 효율 극대화 기술 개발)

  • Lee, Kyu-Man;Kwon, Taek-Won
    • Journal of Digital Convergence
    • /
    • v.17 no.8
    • /
    • pp.229-235
    • /
    • 2019
  • As the demand for broadband multimedia including the Internet explosively increases, the advancement of the subscriber network is becoming the biggest issue in the telecommunication industry due to the surge of data traffic caused by the emergence of new services such as smart phone, IPTV, VoIP, VOD and cloud services. In this paper, we have developed WDM(Wavelength Division Multiplexing)-PON(passive optical network) based on the 1-Gigabit Reach Externder (RE) technique to reduce optical core. Particularly, in order to strengthen the market competitiveness, we considered low cost, miniaturization, integration technique, and low power of optical parts. In addition, we have developed a batch system by integrating all techniques for reliability, remote management through the development of transmission distance extension and development of capacity increase of optical line by using RE technology in existing PON network. Based on system interworking with existing commercial 1G PON devices, it can be worthy of achievement of wide nationalization and optical core reduction by using this developed system. Based on these results, we are studying development of 10G PON technology.

A Mobile Multimedia System for IP-based Convergence Networks (IP 기반 통합망에서의 모바일 멀티미디어 시스템)

  • Kim Won-Tae
    • Journal of the Institute of Electronics Engineers of Korea TC
    • /
    • v.43 no.4 s.346
    • /
    • pp.1-12
    • /
    • 2006
  • In this paper we propose an efficient mobile multimedia communication protocol, mobile terminal software platform and mobile VoIP application for IP-based convergence networks. The Proposed mobile multimedia communication protocol is called as ST-MRSVP (Split tunnel based Mobile Resource reServation Protocol) which integrates split tunnel based Mobile IP and RSVP in order to support hish speed mobility. Since mobile terminal platform supports QoS (Qualify of Service) with keeping seamless mobility, mobile QoS supporting modules are developed and interworked together by means of shared memory mechanism. Testbed is composed of a core-network embedding the proposed protocols and wireless LAN-based access networks. We verify functionality and performance of the proposed techniques by using various mobility test over the testbed. As a result, the proposed architecture can reduce the handover delay time with QoS support under 30% comparing with the standard mechanisms and support voice quality as good as CDMA phone.

Implementation of An Embedded Communication Translator for Remote Control (원격 제어를 위한 임베디드 통신 변환기 구현)

  • Lee Byung-Kwon;Chon Young-Suk;Jeon Joong-Nam
    • The KIPS Transactions:PartD
    • /
    • v.13D no.3 s.106
    • /
    • pp.445-454
    • /
    • 2006
  • Almost of industrial measuring instruments usually are equipped only with serial communication devices. In order to connect these instruments to internet, we implement an embedded translator. This device has the hardware components composed of one WAN port, two LAN ports, and two UARTs, and functions as a communication translator between serial and internet communication. it also provides web-based monitoring function that is absent from existing serial-to-ethernet converter. The hardware is implemented using the KS8695 network processor which s an ARM922T as processor core. We have installed the boa web server and utilized the CGI function for internet-based remote control, added the IP sharing function which allows the network with private IP addresses to access the internet, and developed a serial-to-ethernet translation program. Finally, we show an application example of the developed translator that remotely monitors the solar energy production system.

Virtual Prototyping Environment on ARMulator (ARMulator기반의 가상 프로토타이핑 환경)

  • 김곤;조상영;이정배
    • Proceedings of the Korean Information Science Society Conference
    • /
    • 2004.10a
    • /
    • pp.592-594
    • /
    • 2004
  • 프로토타입핑은 제품 개발을 위한 필요한 과정이지만 실제로 제품의 모형을 만든 후에 외형 및 기능을 검사하기 때문에 제품 개발 시간과 비용이 많이 들게 된다 컴퓨터 기술을 이용한 가상 프로토타이핑 시스템은 이러한 단점을 보안하기 때문에 않은 연구가 되고 있다 본 논문에서는 내장형 시스템 개발용 가상 프로토타입 플렛폼 제작을 위해 PDA와 휴대형 단말장치에서 가장 많이 사용되는 ARM코어를 기반으로 하는 ARMulator상에 하드웨어 IP를 구현하고 실시간 운영교제인 UC/OS-11를 이식하여 내장형 소프트웨어 개발용 가상 프로토타이핑의 환경을 구축하였다. 세 개의 타스크로 구성된 검사 프로그램를 운영하여 구축된 시스템의 동작을 확인하였다. 구축된 시스템은 내장형 시스템의 소프트웨어 개발을 위한 가상 환경을 제공한다.

  • PDF