• 융합신호처리학회 학술대회논문집
• /
• 한국신호처리시스템학회 2000년도 하계종합학술대회논문집
• /
• pp.261-264
• /
• 2000

본 논문에서는 이동 통신용 단말기에 주로 사용되는 RF-chip inductor의 자동 외관검사를 위한 시스템 개발에 필요한 알고리즘을 제안하였다. 본 논문에서 제안한 방법은 영상취득 후 처리과정에서 동적 이진화 방법, 가산투영 등 영상처리에 관련된 방법을 이용해 코일 부분과 코어부분을 분리한 후 세선화 방법, 라벨링 방법 등을 적용하여 분리된 코일부분에 대해 코일의 감긴 회수와 피치간격의 불균일 검사를 수행하고 기준값 이상의 오차를 갖는 소자를 불량으로 처리하는 보다 개선된 처리방법을 제안하였으며 모의실험을 통해 성능을 검증하였다.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 2006년도 제37회 하계학술대회 논문집 B
• /
• pp.891-892
• /
• 2006

An obstacle is an element for power to small and slim the existing portable communication set. Developed Inductor for Chip-type electric power in needs to solve this. Stack applied Process, and used gap of a magnetic path, and made a height of an element to 1.0T or below, and this development commodity did product for saturation prevention to materials of silver. Saturation current characteristic of Chip-type inductor was low compare with winding-type inductors, but bulk against performance were had superior excellence. Chip-type inductor can raise performance per unit volume compared with the existing inductors at these papers. Therefore, acceleration can get growth of small and slim of a mobile product done, and expect.

• 한국자기학회:학술대회 개요집
• /
• 한국자기학회 1996년도 추계연구발표회 논문개요집
• /
• pp.68-69
• /
• 1996

• 전기학회논문지
• /
• 제58권2호
• /
• pp.363-368
• /
• 2009

In the paper, we confirmed improvement Noise figure of the entire RF front-end using spiral inductor with PGS(Patterned Ground Shield) and current bleeding techniques. LNA design is to achieve simultaneous noise and input matching. Spiral inductor in input circuit of LNA inserted PGS for betterment of Q-factor. we modeling inductor using EM simulator, so compared with inductor of TSMC 0.18um. We designed and simulation the optimum structure of PGS using Taguchi's method. We confirmed enhancement of noise figure at LNA after substituted for inductor with PGS. Mixer designed using current bleeding techniques for reduced noise. We designed LNA using inductor with PGS and Mixer using current bleeding techniques, so confirmed improvement of noise figure.

• 융합신호처리학회논문지
• /
• 제1권1호
• /
• pp.89-96
• /
• 2000

본 논문에서는 이동 통신용 단말기에 주로 사용되는 RF-chip inductor의 자동 외관검사를 위한 시스템에 필요한 알고리즘을 제안하였다 제안한 방법은 취득한 영상에 국부적응 이진화 방법, 가산투영 기법을 적용하여 코일 부분과 코어 부분을 분리한다. 분리된 코일부분에 세선화(thinning) 방법, 체인코드(chain-code) 방법, 라벨링(labeling) 방법 등을 적용하여 코일성분을 추출하여 코일의 길이, 연결성, 코일의 turn수 그리고 피치간격에 의한 불균일 검사를 수행하여 소자의 불량 유무를 검사한다. 제안한 방법의 성능을 시험하기 위해 여러 가지 부품에 대한 모의실험을 통해 제안된 알고리즘의 성능을 검증하였다.

• 대한전자공학회:학술대회논문집
• /
• 대한전자공학회 2004년도 학술대회지
• /
• pp.796-800
• /
• 2004

The main research on this paper is to model on-chip inductor in digital CMOS technology by using the foundry parameters and the physical structure. The s-parameters of a spiral inductor are extracted from the modeled equivalent circuit and then compared to the results obtained from HFSS. The structure and material of the inductor used for modeling in this work is identical with those of the inductor fabricated by CMOS process. To show why the modeled inductor instead of ideal inductor should be used to design a RF system, we designed dual band RF front-end receiver and then compared the results between when using the ideal inductor and using the modeled inductor.

• 한국전기전자재료학회:학술대회논문집
• /
• 한국전기전자재료학회 2009년도 추계학술대회 논문집
• /
• pp.71-71
• /
• 2009

This paper describes a simple, on-chip CMOS compatible the thin-film inductor applied for the dc-dc converters. A fully CMOS-compatible thin-film inductor with a bottom NiFe core is integrated with the DC-DC converter circuit on the same chip. By eliminating ineffective top magnetic layer, very simple process integration was achieved. Fabricated monolithic thin film inductor showed fairly high inductance of 2.2 ${\mu}H$ and Q factor of 11.2 at 5MHz. When the DC-DC converter operated at $V_{in}=3.3V$ and 5MHz frequency, it showed output voltage $V_{out}=8.0V$, and corresponding power efficiency was 85%.

• 전기학회논문지
• /
• 제57권11호
• /
• pp.2127-2130
• /
• 2008

In this paper, a tunable bandpass filter with mutual inductive coupling circuits is newly designed and demonstrated for UHF TV tuner ranged from Ch.14(473MHz) to Ch.69(803MHz) applications. Conventional HF tuning circuit with an electromagnetic bandpass filter has several problems such as large size, high volume and high cost, since the electromagnetic filter is comprised of several passive components and air core inductors to be assembled and controlled manually. To address these obstacles, peaking chip inductor was newly applied for constructing the mutual inductive coupling circuit. The proposed circuit was newly and optimally designed, since the chip inductor showed lower components Q-value than the air core inductor. A varactor diode has been also used to fabricate the proposed tunable bandpass filter for RF tuning circuit. The fabricated tunable filter exhibited low insertion loss of approximately -3dB, high return loss of below -10dB, and large tuning bandwidth of 330MHz.

• ETRI Journal
• /
• 제28권1호
• /
• pp.115-118
• /
• 2006

In this letter, a simple model parameter extraction methodology for an on-chip spiral inductor is proposed based on a wide-band inductor model that incorporates parallel inductance and resistance to model skin and proximity effects, and capacitance to model the decrease in series resistance above the frequency near the peak quality factor. The wide-band inductor model does not require any frequency dependent elements, and model parameters can be extracted directly from the measured data with some curve fitting. The validity of the proposed model and parameter extraction methodology are verified with various size inductors fabricated using $0.18\;{\mu}m$ CMOS technology.

• JSTS:Journal of Semiconductor Technology and Science
• /
• 제4권2호
• /
• pp.83-87
• /
• 2004

Phase noise performance and current consumption of Radio Frequency (RF) Voltage-Controlled Oscillator (VCO) are largely dependent on the Quality (Q) factor of inductor-capacitor (LC) tank. Because the Q-factor of LC tank is determined by on-chip spiral inductor, we designed, analyzed, and modeled on-chip differential inductor to enhance differential Q-factor, reduce current consumption and save silicon area. The simulated inductance is 3.3 nH and Q-factor is 15 at 2 GHz. Self-resonance frequency is as high as 13 GHz. To verify its use to RF applications, we designed 2 GHz differential LC VCO. The measurement result of phase noise is -112 dBc/Hz at an offset frequency of 100 kHz from a 2GHz carrier frequency. Tuning range is about 500 MHz (25%), and current consumption varies from 5mA to 8.4 mA using bias control technique. Implemented in $0.35-{\mu}m$ SiGe BiCMOS technology, the VCO occupies $400\;um{\times}800\;um$ of silicon area.