• 한국정보디스플레이학회:학술대회논문집
• /
• 2006.08a
• /
• pp.1701-1703
• /
• 2006

Here we describe a novel driving scheme in the form of negative AC bias stress (NAC) to compensate shift in the threshold voltage for hydrogenated amorphous silicon (${\alpha}$-Si:H) thin film transistor (TFT) for AMOLED applications. This scheme preserves the threshold voltage shift of ${\alpha}$-Si:H TFT for infinitely long duration of time(>30,000 hours) and thereby overall performance, without using any additional TFTs for compensation. We briefly describe about the possible driving schemes in order to implement for real time AMOLED applications. We attribute most of the results based on concept of plugging holes and electrons across the interface of the gate insulator in a controlled manner.

• Journal of Information Display
• /
• v.10 no.3
• /
• pp.117-120
• /
• 2009

A new crystallization method for amorphous silicon, called selective area heating (SAH), was proposed. The purpose of SAH is to improve the reliability of amorphous silicon films with extremely low thermal budgets to the glass substrate. The crystallization time shortened from that of the conventional solid-phase crystallization method. An isolated thin heater for SAH was fabricated on a quartz substrate with a Pt layer. To investigate the crystalline properties, Raman scattering spectra were used. The crystalline transverse optic phonon peak was at about 519 $cm^{-1}$, which shows that the films were crystallized. The effect of the crystallization time on the varying thickness of the $SiO_2$ films was investigated. The crystallization area in the 400nm-thick $SiO_2$ film was larger than those of the $SiO_2$ films with other thicknesses after SAH at 16 W for 2 min. The results show that a $SiO_2$ capping layer acts as storage layer for thermal energy. SAH is thus suggested as a new crystallization method for large-area electronic device applications.

• Journal of the Korean Institute of Electrical and Electronic Material Engineers
• /
• v.30 no.2
• /
• pp.115-118
• /
• 2017

Highly photosensitive and wide bandgap amorphous silicon oxide (a-$SiO_x$:H) films were developed at low temperature ranges ($100{\sim}150^{\circ}C$) with employing plasma-enhanced chemical vapor deposition by optimizing $H_2/SiH_4$ gas ratio and $CO_2$ flow. Photosensitivity more than $10^5$ and wide bandgap (1.81~1.85 eV) properties were used for making the a-$SiO_x$:H thin film solar cells, which exhibited a high open circuit voltage of 0.987 V at the substrate temperature of $100^{\circ}C$. In addition, a power conversion efficiency of 6.87% for the cell could be improved up to 7.77% by employing a new n-type nc-$SiO_x$:H/ZnO:Al/Ag triple back-reflector that offers better short circuit currents in the thin film photovoltaic devices.

• Proceedings of the Korean Vacuum Society Conference
• /
• 2014.02a
• /
• pp.351.2-351.2
• /
• 2014

Indium tin oxide (ITO) has a lot of variations of its properties because it is basically in an amorphous state. Therefore, the differences in composition ratio of ITO can result in alteration of electrical properties. Normally, ITO is considered as transparent conductive oxide (TCO), possessing excellent properties for the optical and electrical devices. Quantitatively, TCO has transparency over 80 percent within the range of 380nm to 780nm, which is visible light although its specific resistance is less than $10-3{\Omega}/cm$. Thus, the solar cell is the best example for which ITO has perfectly matching profile. In addition, when ITO is used as transparent conductive electrode, this material essentially has to have a proper work function with contact materials. For instance, heterojunction with intrinsic thin layer (HIT) solar cell could have both front ITO and backside ITO. Because each side of ITO films has different type of contact materials, p-type amorphous silicon and n-type amorphous silicon, work function of ITO has to be modified to transport carrier with low built-in potential and Schottky barrier, and approximately requires variation from 3 eV to 5 eV. In this study, we examine the change of work function for different sputtering conditions using ultraviolet photoelectron spectroscopy (UPS). Structure of ITO films was investigated by spectroscopic ellipsometry (SE) and scanning electron microscopy (SEM). Optical transmittance of the films was evaluated by using an ultraviolet-visible (UV-Vis) spectrophotometer

• The Transactions of the Korean Institute of Electrical Engineers C
• /
• v.48 no.1
• /
• pp.1-11
• /
• 1999

Hyrdogenated amorphous silicon thin film transistors are used as a pixel switching device of TFT-LCDs and very active research works on a-Si:H TFTs are in progress. Further development of the technology based on a-Si:H TFTs depends on the increased understanding of the device physics and the ability to accurately simulate the characteristics of them. A two-dimensional device simulator based on the realistic and flexible physical models can guide the device designs and their optimizations. A non-uniform finite-difference TFT Simulation Program, TFT2DS has been developed to solve the electronic transport equations for a-Si:H TFTs. In TFT2DS, many of the simplifying assumptions are removed. The developed simulator was used to calculate the transfer and output characteristics of a-Si:H TFTs. The measured data were compared with the simulated ones for verifying the validity of TFT2DS. Also the transient behaviors of a-Si:H TFTs were calculated even if the values of the related parameters are not accurately specified.

• Journal of Sensor Science and Technology
• /
• v.18 no.4
• /
• pp.301-306
• /
• 2009

This paper describes the design and fabrication of 16$\times$16 microbolometer infrared focal plane arrays based on iMEMS technology. Amorphous silicon was used for infrared-sensitive material, and it showed the resistance of 18 Mohm and the temperature coefficient of resistivity of -2.4 %. The fabricated sensors exhibited responsivity of 78 kV/W and thermal time constant of 8.0 msec at a bias voltage of 0.5 V. The array performances had satisfactory uniformity less than 5 % within one-sigma. Also, 1/f noise of pixel was measured and the noise factor of $6\times10^{-11}$ was extracted. Finally, we obtained detectivity of $1.27\times10^9cmHz^{0.5}/W$ and noise equivalent temperature difference of 200 mK at a frame rate of 30 Hz.

• ETRI Journal
• /
• v.19 no.4
• /
• pp.402-413
• /
• 1997

A CMOS device which has an extended heavily-doped amorphous silicon source/drain layer on the field oxide and an amorphous silicon local interconnection (ASLI) layer in the self-aligned source/drain region has been studied. The ASLI layer has some important roles of the local interconnections from the extended source/drain to the bulk source/drain and the path of the dopant diffusion sources to the bulk. The junction depth and the area of the source/drain can be controlled easily by the ASLI layer thickness. The device in this paper not only has very small area of source/drain junctions, but has very shallow junction depths than those of the conventional CMOS device. An operating speed, however, is enhanced significantly compared with the conventional ones, because the junction capacitance of the source/drain is reduced remarkably due to the very small area of source/drain junctions. For a 71-stage unloaded CMOS ring oscillator, 128 ps/gate has been obtained at power supply voltage of 3.3V. Utilizing this proposed structure, a buried channel PMOS device for the deep submicron regime, known to be difficult to implement, can be fabricated easily.

• Transactions on Electrical and Electronic Materials
• /
• v.10 no.3
• /
• pp.75-79
• /
• 2009

An intrinsic silicon thin film passivation layer is deposited by the microwave remote-plasma enhanced chemical vapor deposition at temperature of $175^{\circ}C$ and various gas ratios for solar cell applications. The good quality amorphous silicon films were formed at silane $(SiH_4)$ gas flow rates above 15 seem. The highest effective carrier lifetime was obtained at the $SiH_4$, flow rate of 20 seem and the value was about 3 times higher compared with the bulk lifetime of 5.6 ${\mu}s$ at a fixed injection level of ${\Delta}n\;=\;5{\times}10^{14}\;cm^{-3}$. An annealing treatment was performed and the carrier life times were increased approximately 5 times compared with the bulk lifetime. The optimal annealing temperature and time were obtained at 250 $^{\circ}C$ and 60 sec respectively. This indicates that the combination of the deposition of an amorphous thin film at a low temperature and the annealing treatment contributes to the excellent surface and bulk passivation.

• The Journal of the Korea institute of electronic communication sciences
• /
• v.16 no.2
• /
• pp.241-246
• /
• 2021

In this paper, hydrogenated amorphous silicon(a-Si:H) grating coupler with distributed Bragg reflector(DBR) is proposed to achieve high-efficiency nanophotonic radiator for Light Detection and Ranging(LiDAR) application. The DBR reduces downward leakage of the optical field below the grating region. As a result, the far-field intensity shows about 1.4 times stronger, compared to the common grating coupler without the DBR.

• Current Photovoltaic Research
• /
• v.6 no.2
• /
• pp.43-48
• /
• 2018

The traditional silicon heterojunction solar cells consist of intrinsic amorphous silicon to prevent recombination of the silicon surface and doped amorphous silicon to transport the photo-generated electrons and holes to the electrode. Back contact solar cells with silicon heterojunction exhibit very high open-circuit voltages, but the complexity of the process due to form the emitter and base at the backside must be addressed. In order to solve this problem, the structure, manufacturing method, and new materials enabling the carrier selective contact (CSC) solar cell capable of achieving high efficiency without using a complicated structure have recently been actively developed. CSC solar cells minimize carrier recombination on metal contacts and effectively transfer charge. The CSC structure allows very low levels of recombination current (eg, Jo < 9fA/cm2), thereby achieves high open-circuit voltage and high efficiency. This paper summarizes the core technology of CSC solar cell, which has been spotlighted as the next generation technology, and is aiming to speed up the research and development in this field.