• Proceedings of the Korean Society of Precision Engineering Conference
• /
• 1996.11a
• /
• pp.419-424
• /
• 1996

As track density increases, the effects of nonlinearity in pivot bearing of hard disk drive on the servo performance are becoming more important in considering the range of inertia force and the input torque during settling and tracking mode. Recently, an increasing attention is given to more precise experimental observations and modelings of pivot nonlinearity for achieving higher performance of servo control. In this paper, we propose a new model that shows an improved prediction of the pivot nonlinearity than existing preload-plus-two-slope model at matching simulations and experimental results in both time and frequency domains. Experimental measurements are carried out to validate and identify the specific nonlinearity presents in the pivot bearing when its in fine motion. Using the experimental results new model along with the existing one are characterized and compared for relevancies.

• The Journal of Korea Institute of Information, Electronics, and Communication Technology
• /
• v.16 no.6
• /
• pp.489-498
• /
• 2023

Advancements in hardware performance and computing technology have facilitated the progress of climate prediction models to address climate change. The Korea Meteorological Administration employs the GloSea6 model with supercomputer technology for operational use. Various universities and research institutions utilize the Low-GloSea6 model, a low-resolution coupled model, on small to medium-scale servers for weather research. This paper presents an analysis using Intel VTune Profiler on Low-GloSea6 to facilitate smooth weather research on small to medium-scale servers. The tri_sor_dp_dp function of the atmospheric model, taking 1125.987 seconds of CPU time, is identified as a hotspot. Nonlinear regression models, a machine learning technique, are applied and compared to existing functions conducting numerical operations. The K-Nearest Neighbors regression model exhibits superior performance with MAE of 1.3637e-08 and SMAPE of 123.2707%. Additionally, the Light Gradient Boosting Machine regression model demonstrates the best performance with an RMSE of 2.8453e-08. Therefore, it is confirmed that applying a nonlinear regression model to the tri_sor_dp_dp function during the execution of Low-GloSea6 could be a viable alternative.

• Proceedings of the Korean Institute of Information and Commucation Sciences Conference
• /
• 2007.10a
• /
• pp.336-339
• /
• 2007

A chaos signal is used in all fields like engineering, a medical science and a biology very much, and study regarding the digital communication system that used a recent chaos signal is consisting actively. Applied a chaos signal in a digital communication system, and this paper designed six chaos signal generator to have been composed of by nonlinear equations as used System Generator, and implemented hardware to FPGA. Loaded bit stream to a FPGA board in order to verify this design to Hardware co-simulation from these results. Also, compared as investigated the maximum action frequency through timing analysis and resource of logic in order to evaluate performance of six chaos generator.

• Journal of the Korean Institute of Telematics and Electronics
• /
• v.27 no.10
• /
• pp.124-129
• /
• 1990

This paper describes a new method to eliminate some selected harmonics (5,7,11) in PWM waveforms using Walsh and related orthogonal functions. Previous analyses of PWM waveforms are based on the nonlinear equations requiring iterative solution methods which are not practical in real-time systems. In addition, synthesis of low harmonics waveform at high power system is not easy to implement with power electronic hardware. The goal of this paper is to achieve the harmonics elimination in a PWM waveform by replacing the nonlinear equations in Fourier analysis with linear algebraic equations resulting from the use of orthogonal Walsh equation. This paper also describes how to synthesize low ordered harmonic waveforms with practical power electronic hardware. Walsh and Radmacher functions are easily manipulated by Harmuth's array generator, and those algorithms are accurate, computationally efficient and faster than algorithm based on Fourier analysis. In addition, this method is simulated to synthesize periodic PWM waveforms. From the experi-mental results, it is shown that single-phase PWM waveform are identified with the proposed method. And these methods are also extended to three-phase PWM waveforms in this paper.

• Proceedings of the Korea Society of Information Technology Applications Conference
• /
• 2002.11a
• /
• pp.407-411
• /
• 2002

Ternary sequences are digital codes consisting of discrete values -1, 0, and 1 only. They are advantageous in that the correlation can be carried out using additions only. Also, they feature an ideal circular autocorrelation function, but in channel characterization tasks, the usual requirement is that the linear autocorrelation function be ideal, i.e., a Kronecker delta function. In this article, we consider two approaches to improving their linear autocorrelation or crosscorrelation properties: one is an inverse filtering method with thresholding, and the other is a singular value decomposition (SVD) method. Both methods are simulated under noisy circumstances. The inverse filtering method resulted in an improvement in peak sidelobe level of about 11 dB at an SNR of 30 dB, and the SVD method showed similar performances, albeit more sensitive to noise depending on the singular value selection strategy.

• Proceedings of the Korea Society for Industrial Systems Conference
• /
• 2002.11a
• /
• pp.407-411
• /
• 2002

Ternary sequences are digital codes consisting of discrete values -1, 0, and 1 only. They are advantageous in that the correlation can be carried out using additions only Also, they feature an ideal circular autocorrelation function, but in channel characterization tasks, the usual requirement is that the linear autocorrelation function be ideal, i.e., a Kronecker delta function. In this article, we consider two approaches to improving their linear autocorrelation or crosscorrelation properties: one is an inverse filtering method with theresholding and the other is a singular value decomposition (SVD) method. Both methods are simulated under noisy circumstances. The inverse filtering method resulted in an improvement in peak sidelobe level of about 1㏈ at an SNR of 30㏈, and the SVD method showed similar performances, albeit more sensitive to noise depending on the singular value selection strategy.

• Journal of the Institute of Electronics Engineers of Korea TE
• /
• v.39 no.3
• /
• pp.51-58
• /
• 2002

The conventional code division multiple access(CDMA) detector shows severe degradation in communication quality as the number of users increases due to multiple access interferences(MAI). This problem thus restricts the user capacity. Various multiuser detection algorithms have been proposed to overcome the MAI problem. The existing detectors can be generally classified into one of the two categories : linear multiuser detection and subtractive interference cancellation detectors. In the linear multiuser detection, a linear transform is applied to the soft outputs of the conventional detector. In the subtractive interference cancellation detection, estimates of the interference are generated and subtracted out from the received signal. There has been great interest in the family of the subtractive interference cancellation detection because the linear multiuser detection exhibits the disadvantage of taking matrix inversion operations. The successive interference cancellation (SIC) and the parallel interference cancellation (PIC) are the two most popular structures in the subtractive interference cancellation detector. The SIC structure is very simple in hardware complexity, but has the disadvantage of increased processing delay time, while the PIC structure is good in performance, but shows the disadvantage of increased hardware complexity. In this paper we propose a mixed structure form of SIC and PIC in order to achieve good performance as well as simple hardware complexity. A performance analysis of the proposed scheme has been made, and the superior characteristics of the mixed structure are demonstrated by extensive computer simulations. 

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.11 no.1
• /
• pp.64-72
• /
• 1986

The error rate equation fo DS-BPSK(Direct Sequence Binary Phase Shift Keying) signal transmitted through the nonlinear satellite transponder has been derived in the cochannel interference and downlink Gaussian noise environment. The input to the satellite transponder is the superposition of DS-BPSK signal with one interfere which is a cochannel wide-band PN signal. The error rate performance of DS-BPSK system has been evaluated and shown in figures in terms of carrier to interference power ratio(CIR), downlink signal to noise power ratio(downlink SNR) and process gain. In the analysis, it has been shown that the use of a hard limiter in DS-BPSK satellite system leads to the generation of narrow-band intermodulation products which is independent of the process gain. Also it is known that the error rate performance can be improved in the low levels (below 10dB) of CIR as the CIR increase. As the process gain varies from 10 to 100 the curve gives the about 10 dB gain in downlink SNR to maintain a fixed error rate.

• Journal of KIISE:Computer Systems and Theory
• /
• v.28 no.6
• /
• pp.301-309
• /
• 2001

본 논문에서는 RSA 암호 시스템의 핵심 과정인 모듈로 멱승 연산에 대한 새로운 하드웨어 구조를 제시한다. 본 방식은 몽고메리 곱셈 알고리즘을 사용하였으며 기존의 방법들이 데이터 종속 그래프(DG : Dependence Graph)를 수직으로 매핑한 것과는 달리 여기서는 수평으로 매핑하여 1차원 선형 어레이구조를 구성하였다. 그 결과로 멱승시에 중간 결과값이 순차적으로 나와서 바로 다음 곱셈을 위한 입력으로 들어갈 수 있기 때문에 100%의 처리율(throughput)을 이룰 수 있고, 수직 매핑 방식에 비해 절반의 클럭 횟수로 연산을 해낼 수 있으며 컨트롤 또한 단순해지는 장점을 가진다. 각 PE(Processing Element)는 2개의 전가산기와 3개의 멀티플렉서로 이루어져 있고, 암호키의 비트수를 k비트라 할 때 k+3개의 PE만으로 파이프라인구조를 구현하였다. 1024비트 RSA데이터의 암호 똔느 복호를 완료하는데 2k$^2$+12k+19의 클럭 수가 소요되며 클럭 주파수 100Mhz에서 약 50kbps의 성능을 보인다. 또한, 제안된 하드웨어는 내부 계산 구조의 지역성(locality), 규칙성(regularity) 및 모듈성(modularity) 등으로 인해 실시간 고속 처리를 위한 VLSI 구현에 적합하다.

• Journal of the Korea Computer Graphics Society
• /
• v.17 no.1
• /
• pp.39-44
• /
• 2011

In this paper, we introduce a novel method to reduce image to a small size, such that the quality of the image is improved when it is up-scaled. Recent hardwares including cameras and display devices allow us to capture and display high-resolution images. However, it is not always realistic to store and transmit those high-resolution images due to limitation of storage and network bandwidth. Therefore, high-resolution images are often down-scaled to be stored and transmitted, and then up-scaled back for display. To improve final image quality in this scenario, we first formulate selected up-scale methods as linear transformations. The optimal reduction methods are obtained as its inverse transformation. Based on this basic idea, we develop down-scale kernel that is optimized for each up-scale method. In our experiment, the proposed method could improve the quality of the up-scaled image noticeable.