• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.14 no.2
• /
• pp.104-110
• /
• 2003

This paper proposed a simple 180$^{\circ}$ MMIC phase shifter for wideband application. The phase shifter simply consists of a Lange coupler and two GaAs PIN diodes. The measured performance of the phase shifter in the 2 to 6 GHz band shows a maximum phase error of less than 13$^{\circ}$, maximum 3.2 dB insertion loss, and minimum 6.3 dB return loss.

• The Journal of the Institute of Internet, Broadcasting and Communication
• /
• v.14 no.6
• /
• pp.55-61
• /
• 2014

This paper related with the ECMA (Enchanced CMA) algorithm performance which is possible to simultaneously compensation of the amplitude and phase by appling the minimum disturbance techniques in the CMA adatpve equalizer. The ECMA can improving the gradient noise amplification problem, stability and roburstness performance by the minimum disturbance technique that is the minimization of the equalizer tap weight variation in the point of squared euclidiean norm and the decision directed mode, and then the now cost function were proposed in order to simultaneouly compensation of amplitude and phase of the received signal with the minimum increment of computational operations. The performance of ECMA algorithm was compared to present MCMA by the computer simulation. For proving the performance, the recovered signal constellation that is the output of equalizer output signal and the residual isi and Maximum Distortion charateristic and MSE learning curve that are presents the convergence performance in the equalizer and the overall frequency transfer function of channel and equalizer were used. As a result of computer simulation, the ECMA has more better compensation capability of amplitude and phase in the recovered constellation, and the convergence time of adaptive equalization has improved compared to the MCMA.

• Journal of the Korean Institute of Telematics and Electronics C
• /
• v.35C no.6
• /
• pp.56-66
• /
• 1998

This paper investigates a neuro-controller combined in parallel with a conventional linear controller of PID type in order to control nonminimum phase systems more efficiently. The objective is to minimize overall position errors as well as to maintain small undershooting. A costfunction is proposed with two conflict objectives. The neuro-controller is trained off-line with evolutionary programming(EP) in such a way that it becomes optimal by minimizing the given cost function through global evaluation based on desired control performance during the whole training time interval. However, it is not easy to find an optimal solution which satisfies individual objective simultaneously. With the concept of Pareto optimality and EP, we train the proposed controller more effectively and obtain a valuable set of optimal solutions. Simulation results show the efficacy of the proposed controller in a viewpoint of improvement of performance of a step response like fast settling time and small undershoot or overshoot compared with that of a conventional linear controller.

• 제어로봇시스템학회:학술대회논문집
• /
• 1991.10a
• /
• pp.191-196
• /
• 1991

LQG/LTR method have a theoretical constraint that it cannot applied to nonminimum phase plant. In this paper, we suggest two methods of approximation of minimum phase plant for a given nonminimum phase plant to solve this constraint. Error is described by additive form which can reduce its magnitude in broad frequency range. A optimal approximation method was suggesetd by using Hankel operator theory and Nehari theory. It is showen by example that the methods suggested can resolve the frequency domain constraint arised in Stein and Athans approximation.

• 제어로봇시스템학회:학술대회논문집
• /
• 1991.10a
• /
• pp.208-212
• /
• 1991

LQG/LTR method cannot applied to nonminimum phase plant. In this paper, we present a new approximation method which guaratee the approximation error equal to zero and exact loop transfer recovery. Zero structure of plant and approximated plant are considered in approximation procedure. It is shown that the properties of plant and approximated plant at pole and zero frequency response are exactly same. It is shown by example that the suggested method can avoide the NMP plant constraint arised in designing LQG/LTR.

• ETRI Journal
• /
• v.6 no.1
• /
• pp.3-9
• /
• 1984

This paper presents a direct adaptive poleplacement control scheme which is applicable to discrete-time non-minimum phase systems. It is proved that by this scheme the poles can be placed at the desired locations and the overall state vector of the system is uniformly bounded if the reference input is sufficiently rich, and also proved that in case of insufficiently rich reference input the overall system can still be stabilized though the poles may not be placed exactly at the desired locations. The effectiveness of this scheme is verified by digital computer simulations.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.16 no.10
• /
• pp.972-980
• /
• 1991

LQG/LTR method have a theoretical constraint that it cannot applied to nonminimum phase plant. In this paper we suggest two methods of approximation of minimum phase plant for a given nonminimum phase plant to solve this constraint. Error is described by additive form which can reduce its magnitude in broad frequency range. A optimal approximation method was suggested by using Hankel operator theory and Nehan theory it is shown by example that the methods suggested can resolve the frequency domain constraint arised in Stein and Athans approximation.

• Journal of the Korean Society for Nondestructive Testing
• /
• v.25 no.2
• /
• pp.67-73
• /
• 2005

The thickness of a Si3N4 thin film with a 100m nominal thickness was measured by use of a Mach-Zehnder interferometer. The map of the phase-delay through the thin film was obtained by an interframe intensity-correlation-matrix method that could elliminate phase-shifting errors. After the spatial phase-shifting errors were treated with a least-squares method, the reference to surface of the phase map was estimated. The overall accuracy of the method was found to be 5nm.

• The Journal of the Korea institute of electronic communication sciences
• /
• v.16 no.4
• /
• pp.591-598
• /
• 2021

The digital phase-locked loops(DPLL) is a circuit used for phase synchronization and has been generally used in various fields such as communication and circuit fields. State estimators are used to design digital phase-locked loops, and infinite impulse response state estimators such as the well-known Kalman filter have been used. In general, the performance of the infinite impulse response state estimator-based digital phase-locked loop is excellent, but a sudden performance degradation may occur in unexpected situations such as inaccuracy of initial value, model error, and disturbance. In this paper, we propose a minimum variance finite impulse response filter with optimal horizon for designing a new digital phase-locked loop. A numerical method is introduced to obtain the measured value interval length, which is an important parameter of the proposed finite impulse response filter, and to obtain a gain, the covariance matrix of the error is set as a cost function, and a linear matrix inequality is used to minimize it. In order to verify the superiority and robustness of the proposed digital phase-locked loop, a simulation was performed for comparison and analysis with the existing method in a situation where noise information was inaccurate.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.43 no.12 s.354
• /
• pp.74-80
• /
• 2006

This work presents a novel architecture of phase locked loop (PLL) with the current compensating scheme to improve phase noise performance. The proposed PLL has two Charge Pump (CP), main-CP (MCP) and sub-CP (SCP). The smaller SCP current with same time duration but opposite direction of UP/DN MCP current is injected to the loop filter (LF). It suppress the voltage fluctuation of LF. In result, it improves phase noise characteristic. The Proposed PLL has been fabricated with 0.35fm 3.3V CMOS process. Measured phase noise at 1-MHz offset is -103dBc/Hz resulting in a minimum 3dBc/Hz phase noise improvement compared to the conventional PLL.