Journal of the Institute of Electronics Engineers of Korea SD (대한전자공학회논문지SD)

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지

A Low Phase Noise Phase Locked Loop with Current Compensating Scheme

전류보상 기법을 이용한 낮은 위상 잡음 위상고정루프

  • Song, Youn-Gui (Division of Electronics, Computer and Telecommunication Engineering, Pukyong National University) ;
  • Choi, Young-Shig (Division of Electronics, Computer and Telecommunication Engineering, Pukyong National University) ;
  • Ryu, Ji-Goo (Division of Electronics, Computer and Telecommunication Engineering, Pukyong National University)
  • 송윤귀 (부경대학교 전자컴퓨터정보통신공학부) ;
  • 최영식 (부경대학교 전자컴퓨터정보통신공학부) ;
  • 류지구 (부경대학교 전자컴퓨터정보통신공학부)
  • Published : 2006.12.25
Download PDF
⟨ Previous Next ⟩

Abstract

This work presents a novel architecture of phase locked loop (PLL) with the current compensating scheme to improve phase noise performance. The proposed PLL has two Charge Pump (CP), main-CP (MCP) and sub-CP (SCP). The smaller SCP current with same time duration but opposite direction of UP/DN MCP current is injected to the loop filter (LF). It suppress the voltage fluctuation of LF. In result, it improves phase noise characteristic. The Proposed PLL has been fabricated with 0.35fm 3.3V CMOS process. Measured phase noise at 1-MHz offset is -103dBc/Hz resulting in a minimum 3dBc/Hz phase noise improvement compared to the conventional PLL.

본 논문에서는 위상 잡음 특성을 향상시킬 수 있는 전류보상 기법을 이용한 새로운 인상고정루프를 제안하였다. 제안된 위상고정루프는 주 전하펌프(MCP; Main Charge Pump)와 보조 전하점프(SCP; Sub Charge Pump)로 명명된 두 개의 전하펌프를 사용한다. 보조 전하펌프는 주 전하펌프 보다 작은 양의 전류를 반대방향으로 루프절터에 공급하여 루프필터의 전압 흔들림을 억제하였다. 이러한 전류보상 기법은 위상고정루프의 위상 잡음을 감소시켰다. 제안된 위상고정루프는 $0.35{\mu}m$ 3.3V CMOS 공정을 이용하여 제작되었다. 1MHz 오프셋에서 측정된 위상 잡음은 -103dBc/Hz로 기존의 위상고정루프에 비해 최소 3dBc/Hz의 위상 잡음 향상을 가져왔다.

Keywords

References

  1. Himanshu Arora, Nikolaus Klemmer, James C. Morizio and Patrick D. Wolf, 'Enhanced Phase Noise Modeling of Fractional-N Frequency Synthesizers,' IEEE Trans. Circuits Syst. 1, vol. 52, no. 2, pp. 379-395, Feb. 2005 https://doi.org/10.1109/TCSI.2004.841594
  2. Joonsuk Lee and Beomsup Kim, 'A Low-Noise Fast-Lock Phase-Locked Loop with Adaptive Bandwidth Control,' IEEE J Solid-State Circuits, vol. 35, no. 8, pp. 1137-1145, August. 2000 https://doi.org/10.1109/4.859502
  3. Kyoohyun Lim, Chan-Hong Park, Dal-Soo Kim and Beomsup Kim, 'A Low-Noise Phase-Locked Loop Design by Loop Bandwidth Optimization,' IEEE J Solid-State Circuits, vol. 35, no. 6, pp. 807-815, June. 2000 https://doi.org/10.1109/4.845184
  4. Tsung-Hsien Lin and William J. Kaiser, 'A 900-MHz 2.5-mA CMOS Frequency Synthesizer with an Automatic SC Tuning Loop,' IEEE J Solid-State Circuits, vol. 36, no. 3, pp. 424-431, March. 2001 https://doi.org/10.1109/4.910481
  5. Hung-Ming Chien, Tsung-Hsien Lin, Brima Ibrahim, Lijun Zhang, Maryam Rofougaran, Ahmadreza Rofougaran and William J. Kaiser, 'A 4GHz Fractional-N Synthesizer for IEEE 802.11a,' 2004 Symposium on VISI Circuits Design, pp. 46-49
  6. Shen Ye, Lars Jansson and Ian Galton, 'A Multiple-Crystal Interface PLL With VCO Realignment to Reduce Phase Noise,' IEEE J Solid-State Circuits, vol. 37, no. 12, pp. 1795-1803, December. 2002 https://doi.org/10.1109/JSSC.2002.804339
  7. Ching-Yuan Yang and Shen-Iuan Liu, 'Fast-Switching Frequency Synthesizer with a Discriminator-Aided Phase Detector,' IEEE J Solid-State Circuits, vol. 35, no. 10, pp. 1445-1452, October. 2000 https://doi.org/10.1109/4.871321
  8. Chan-Hong Park and Beomsup Kim, 'A Low-Noise, 900-MHz VCO in 0.6-${mu}m$ CMOS,' IEEE J Solid-State Circuits, vol. 34, no. 5, pp. 586-591, May. 1999 https://doi.org/10.1109/4.760367