• Title/Summary/Keyword: 구동 전류

Search Result 1,190, Processing Time 0.029 seconds

3-Phase Current Estimation of SRM Based on DC-Link Current (직류링크전류를 기반으로 한 SRM 3상전류 추정법)

  • Kim, Ju-Jin;Choi, Jae-Ho;Kim, Tae-Woong
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.11 no.4
    • /
    • pp.307-312
    • /
    • 2006
  • This paper proposes the SRM drive system, which accurately estimates the phase currents from the DC-link current to drive SRM instead of detecting the three-phase currents. In addition, the detecting circuit of DC-link current is also proposed to increase the resolution and decrease the off-set influence. Comparing with the general drive system based on the phase current, it is verified through the experiments that the proposed SRM drive system based on the DC-link current has the good performance in steady-state response of the speed control. Using the DC-link current, all of the 3-phase currents can be easily estimated for driving the SRM.

LC 병렬공진을 이용한 초장수명 고효율 수동형 LED 구동회로 개발

  • Lee, Eun-Su;Choe, Bo-Hwan;Kim, Bong-Cheol;Im, Chun-Taek
    • Proceedings of the KIPE Conference
    • /
    • 2012.11a
    • /
    • pp.155-156
    • /
    • 2012
  • 본 논문은 역률과 고조파 규제를 만족하는 새로운 형태의 수동형 LED 구동회로를 제시한다. 제안된 수동형 LED 구동회로는 능동형(SMPS 방식) LED 구동회로에 비하여 초장수명과 고효율 특성을 가진다. 특히 능동형 LED 구동회로 내부의 능동소자(스윗칭 소자)로 인한 짧은 수명 및 효율 감소를 수동소자만을 사용하여 효과적으로 해결하여, 역률은 0.98, 입력전류의 총 고조파 왜율은 16%, LED 드라이버의 효율은 95% 이상임을 확인하였다. 본 논문에서는 제안된 수동형 LED 구동회로의 설계 과정을 소개하며, 이론과 실험을 통해 그 우수성을 입증하였다.

  • PDF

Drive Control System of InWheel Type BLDC for Electric Bicycle (전기자전거용 BLDC 구동장치 개발)

  • Kim, Y.K.;Choi, S.C.;Lee, J.W.;Chung, G.B.;Mok, H.S.
    • Proceedings of the KIPE Conference
    • /
    • 2010.07a
    • /
    • pp.63-64
    • /
    • 2010
  • 본 논문에서는 전기자전거용 BLDC를 구동할 수 있는 구동제어시스템을 설계하였으며, BLDC 전동기와 구동원리에 대해 특성을 파악하였다. 제어보드는 TI사의 TMS320F2808을 이용하여 6-스텝 인버터를 구동하였으며, PI제어를 적용하여 전류제어를 통해 전기자전거용 BLDC 구동장치를 구현 하였다.

  • PDF

Embedding Drive Synchronization using SC-CNN (SC-CNN을 이용한 카오스 임베딩 구동 동기화)

  • 배영철;김주완;김이곤
    • Proceedings of the Korean Institute of Intelligent Systems Conference
    • /
    • 2003.05a
    • /
    • pp.121-124
    • /
    • 2003
  • 본 논문에서는 SC-CNN의 특성을 이용한 임베딩 구동 카오스 동기화 방법을 소개한다. SC-CNN은 Chua 회로의 미분방정식에서의 세가지 상태변수중 전류성분과 같이 동기화와 신호 합성에 어려운 상태변수를 전압성분으로 분리하여 다룰 수 있는 방법을 제공하고있다. 여기서 지금까지 이용되 오던 결합 동기나 구동동기화의 방법에 새로운 임베딩 구동 동기 방식을 제안한다. 제안하는 Embedding Drive Synchronization(임베딩 구동동기)은 구동동기에서 미분상태변수를 완전히 대체하는 것이 아닌 한 성분만을 대체하여 구성되며 그 타당성을 검증하였다.

  • PDF

Design of Compensation Circuits for LED Fault in Constant Current Driving (정전류 구동에서 LED 고장 보상 회로 설계)

  • Lee, Kwang;Jang, Min-Ho
    • The Journal of the Korea institute of electronic communication sciences
    • /
    • v.17 no.1
    • /
    • pp.71-76
    • /
    • 2022
  • Since brightness is proportional to the operating current, a method of connecting several LEDs in series and driving with a constant current source is widely used for driving circuits of LED lights. Because several LEDs are connected in series, if some LEDs open due to a fault, the current path is broken and all other LEDs connected in series are turned off. In this paper, we designed a circuit to solve this problem by connecting a Zener diode having a breakdown voltage of about 0.4V higher than the LED operating voltage in parallel with each LED to create a current bypass in case of LED failure. Through simulations and experiments, it was confirmed that the current of the Zener diode hardly flows when the LED is operating normally, and that the Zener diode stably operates as a current bypass when the LED fails.

Development of Highly-stabilized Power Supply for KCCH Cyclotron Magnets (KCCH 싸이클로트론 전자석용 정밀전원장치 개발)

  • 송인호;신현석;최창호;채종서;김유석;이한석;하장호
    • Proceedings of the KIPE Conference
    • /
    • 1999.07a
    • /
    • pp.581-584
    • /
    • 1999
  • 본 논문에서는 12펄스 위상제어 정류기 및 수동 필터와 능동필터로 구성된 KCCH 싸이클로트론 전자석용 고정밀, 고안정 전류 전원장치를 위한 각 구성 부분의 제어 및 설계 특징은 다음과 같다. 12펄스 싸이리스터 컨버터의 출력전압 제어를 위하여 아날로그 phase-locked oscillator 점호방식과 함께 부하에 비해 빠른 동특성을 가지는 내부 전압제어 루프를 구성하여, 입력전원과 변압기의 불평형에 의해 발생하는 저차고조파를 줄어들게 하였다. LC 수동필터와 MOSFET으로 구성된 능동필터를 직렬로 연결하여 출력전압 리플을 허용치 이하로 낮추었다. 12펄스 컨버터 출력전압 리플의 최대 peak-to-peak값이 0.1% 이하가 되도록 수동필터 값을 설계하였으며 설계과정을 제시하였다. 16bit D/A와 A/D에 의해 디지털로 제어되는 pass bank MOSFET 레귤레이터는 출력리플의 slow drift 제어와 설정치 값의 정확한 제어를 가능하게 한다. 또한 MOSFET는 전압 구동형 소자이며 turn-on 전류 도통 시에 양의 저항계수를 갖기 때문에, 첫째 전류 구동소자에 비해 간단한 구동회로를 가지며, 둘째 소자의 병렬 연결이 용이하다는 이점을 갖는다. 본 논문에서는 전류 전원장치 각 부분의 설계에 대하여 상세한 설계결과를 제시하며, 실험결과를 통하여 제안된 설계방식의 우수한 정적 및 동적 특성을 입증한다.

  • PDF

Circuit design of current driving A/D converter (전류 구동형 A/D converter 회로 설계)

  • Lee, Jong-Gyu;Oh, Woo-Jin;Kim, Myung-Sik
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.11 no.11
    • /
    • pp.2100-2106
    • /
    • 2007
  • Multi-stage folding A/D converter circuit with $0.25{\mu}m$ N-well CMOS technology is designed. This A/D converter consists of a transconductance circuit, linear folder circuit and 1bit A/D converter circuit. In H-spice simulation results, linear folder circuits having high linearity can be obtained when the current mode is used instead of voltage mode. And in case of 6bit, the delay time is limited about 40ns. From this results, 6bit 25MSPS A/D converter circuit can be realized.

A study of Automotive ESD Protection Circuit with improved Current Driving characteristics Using LVTSCR Structure (LVTSCR 구조를 이용한 향상된 전류구동 특성을 갖는 자동차용 ESD 보호회로 연구)

  • Bo-Bae Song;Young-Chul Kim
    • Journal of IKEEE
    • /
    • v.28 no.2
    • /
    • pp.204-208
    • /
    • 2024
  • In this paper, we propose an ESD protection circuit that applies structural changes to LVTSCR, a general low-voltage ESD protection circuit, to improve the current driving capability (IEC-ESD) characteristics of the ESD protection circuit. Power consumption was minimized by separating the area where the electric field and ESD current path are formed in the LVTSCR structure, and the electrical characteristics were analyzed and current driving characteristics were improved. Structural problems resulting from deterioration of system level characteristics were analyzed through simulation, and the characteristics were verified by reflecting this. The electrical characteristics of the proposed ESD protection circuit were verified using a TCAD simulator and analyzed through HBM modeling and system level modeling. In addition, silicon production and HBM 10kV characteristics were verified through DB-Hitek 0.18um BCD process.

(A New CMOS Buffer for Low Power with Self-Controlled Dual Driving Path) (자기조정 이중구동 경로를 가진 새로운 저전력 CMOS 버퍼)

  • Bae, Hyo-Gwan;Ryu, Beom-Seon;Jo, Tae-Won
    • Journal of the Institute of Electronics Engineers of Korea SC
    • /
    • v.39 no.2
    • /
    • pp.140-145
    • /
    • 2002
  • A new CMOS buffer removing short-circuit power consumption is proposed. The gate-driving signal of the pull-up(pull-down) transistor at the output is controlled by delayed internal signal to get tri-state output momentarily by shunting off the path of the short-circuit current. The SPICE simulation results verified the operation of the proposed buffer and showed the enhancement of the power-delay product at 3.3V supply voltage about 42% comparing to the conventional tapered CMOS buffer(1).

Current Equation Loop Design of Muti-channel Direct Drive Valve Actuation (다중채널 직접구동 엑츄에이터의 구동전류 동일화 루프 설계)

  • Nam, Yoonsu
    • Journal of the Korean Society for Precision Engineering
    • /
    • v.17 no.10
    • /
    • pp.162-169
    • /
    • 2000
  • A Direct Drive Valve(DDV) hydraulic actuation system which is commonly used as an aircraft's control surface driving actuator has multi-loop control structure to ensure its safety operation. However, because of not perfect matching of one self channel characteristics with the others, the servo valve driving current of each channel can be widely different. Therefore, the long-time use of DDV actuator without any correction of these channel current offsets will cause the problem of performance or life expectancy degradation due to unwanted heats in the linear motor. A current equalization loop structure which can minimizes current offsets between channels is introduced and designed. The performance of the current equalization loop is investigated and verified through the analytic and experimental ways.

  • PDF