The Journal of the Korea institute of electronic communication sciences (한국전자통신학회논문지)

Korea Institute of Electronic Communication Science (한국전자통신학회)
권호 표지
DOI QR코드

DOI QR Code

Implementation of a High Performance XOR-XNOR Circuit

  • Kim, Jeong-Beom (Dept. of Electronics Engineering, Kangwon National University)
  • Received : 2022.02.16
  • Accepted : 2022.04.17
  • Published : 2022.04.30
Download PDF
⟨ Previous Next ⟩

Abstract

The parity function can be implemented with XOR (exclusive-OR) and XNOR (exclusive NOR) circuit. In this paper we propose a high performance XOR-XNOR circuit. The proposed circuitreduced the internal load capacitance on critical path and implemented with 8 transistors. The circuit produces a perfect output signals for all input combinations. Compared with the previous circuits, the proposed circuit presents the improved characteristics in average propagation delay time, power dissipation, power-delay product (PDP), and energy-delay-product (EDP). The proposed circuits are implemented with standard CMOS 0.18um technology. Computer simulations using SPICE show that the proposed circuit realizes the expected logic functions and achieves a reasonable performance.

Keywords

References

  1. J. Kim, S. Hong, and J. Kim, "New Circuits for XOR and XNOR Functions," International Journal of Electronics, vol. 32, no. 2, 1997, pp. 131-144.
  2. G. Goto, T. Sato, M. Nakajima, and T. Sukemura, "A 54*54-b regularly structured tree multiplier," IEEE Journal of Solid-state Circuits, vol. 27, no. 9, 1992, pp. 1229-1236. https://doi.org/10.1109/4.149426
  3. H. Kim, S. Park, D. Lee, and S. Kim, "Current Transfer Structure based Current Memory using Support MOS Capacitor," J. of the Korea Institute of Electronic Communication Science, vol. 15, no. 3, 2020, pp. 487-494. https://doi.org/10.13067/JKIECS.2020.15.3.487
  4. W. Lee and G. Lee, "A Low Power Voltage Controlled Oscillator with Bandwidth Extension Scheme," J. of the Korea Institute of Electronic Communication Science, vol. 16, no. 1, 2021, pp. 69-74. https://doi.org/10.13067/JKIECS.2021.16.1.69
  5. S. Hisao, M. Jiang, and J. Yeh, "Design of high-speed low-power 3-2 counter and 4-2 compressor for fast multipliers," Electronics Letters, vol. 34, 1998, pp. 341-343. https://doi.org/10.1049/el:19980306
  6. S. Goel, M. Elgamel, and M. Bayoumi, "Novel Design Methodology for High-Performance XOR-XNOR Circuit Design," In Proc. of 16th Symposium on Integrated Circuits and Systems Design (SBCCI'03), Sao Paulo, Brazil, 2003, pp. 71-76.
  7. M. Elgamel, S. Goel, and M. Bayoumi, "Noise Tolerant Low Voltage XOR-XNOR for Fast Arithmetic," In Proc. of 13th ACM Great Lakes Symposium on VLSI (GLSVLSI'03), Washington DC, USA, 2003, pp. 285-288.
  8. J. M. Wang, S. Fang, and W. Feng, "New Efficient Designs for XOR and XNOR Functions on the Transistor Level," IEEE Journal of Solid-state Circuits, vol. 29, no. 7, 1994, pp. 780-786. https://doi.org/10.1109/4.303715
  9. S. Kumar and M. Kumar, "4-2 Compressor Design with New XOR-XNOR Module," In Proc. of 4th International conference on advanced computing & communication technologies (ACCT), Rohtak, India, 2014, pp. 106-111.
  10. M. Kumar and J. Nath, "Design of an Energy Efficient 4-2 Compressor," In Proc. International conference on materials science and engineering (ICMAEM), Secunderabad, India, 2017, pp. 1-8.
  11. J. Kim, "Design of an Energy efficient XOR-XNOR circuit on the transistor level," J. of Korean Electrical and Electronics Engineers, vol. 23, no. 3, 2019, pp. 878-882.