• Applied Science and Convergence Technology
• /
• v.23 no.5
• /
• pp.254-260
• /
• 2014

Organic solar cells have attracted extensive attention as a promising approach for cost-effective photovoltaic devices. However, organic solar cell has disadvantage of low power conversion efficiency in comparison with other type of solar cell, due to the recombination ratio of hole and electron is too large in the active layer. Thus we have change the surface structure of PEDOT:PSS layers to improve the current density by colloidal lithography method using various-size of polystyrene sphere. The two types of coating method were applied to fabricate the different pattern shape and height, such as spin coating and drop casting. Using the organic solvent, we easily eliminate the PS sphere and could make the varied pattern shapes by controlling the wet etching time. Also we have measured the electrical properties of patterned PEDOT:PSS film to check whether it is suitable for organic photovoltaics.

• Journal of Sensor Science and Technology
• /
• v.14 no.5
• /
• pp.357-361
• /
• 2005

Low-stress silicon nitride (LSN) thin films with embedded metal line have been developed as free standing structures to keep microspheres in proper locations and localized heat source for application to a chip-based sensor array for the simultaneous and near-real-time detection of multiple analytes in solution. The LSN film has been utilized as a structural material as well as a hard mask layer for wet anisotropic etching of silicon. The LSN was deposited by LPCVD (Low Pressure Chemical Vapor Deposition) process by varing the ratio of source gas flows. The residual stress of the LSN film was measured by laser curvature method. The residual stress of the LSN film is 6 times lower than that of the stoichiometric silicon nitride film. The test results showed that not only the LSN film but also the stack of LSN layers with embedded metal line could stand without notable deflection.

• Journal of the Korean Society for Precision Engineering
• /
• v.17 no.8
• /
• pp.41-45
• /
• 2000

This paper provides a new concept of the controllable micro damper using MR(Magneto Rheological)fluids. The damper is composed of four layers which are fabricated by wet etching. The Process of the fabrication is explained and the change of damping property is experimentally shown. Since the damping force is controllable by the applied magnetic field the vibration can be effectively absorbed.

• Journal of the Korean Institute of Electrical and Electronic Material Engineers
• /
• v.25 no.1
• /
• pp.58-61
• /
• 2012

In our report a relatively simple process for fast nano-texturing of p-type(100) CZ- silicon surface using silver catalyzed wet chemical etching in aqueous hydrofluoric acid (HF) and hydrogen peroxide solution($H_2O_2$) at room temperature. The wafers were saw-damaged by NaOH(6 wt%) at $60^{\circ}C$ for 150s. To obtain a nano-structured black surface, a thin layer of silver with thickness of 1 - 10 nm was deposited on the surfaces by evaporation system. After this process the samples were etched in HF : $H_2O_2$ : $H_2O$ = 1:5:10 at room temperature for 80s - 220s. Due to the local catalytic of the Ag clusters, this treatment results in the nano-scale texturing on the surface. This resulted in average reflectance values less than 9% after the silver on the surface of the wafers were removed.

• Journal of the Korean Institute of Electrical and Electronic Material Engineers
• /
• v.37 no.5
• /
• pp.527-532
• /
• 2024

Physically Unclonable Functions (PUFs) provide a high level of security for private keys using unique physical characteristics of hardware. However, fabricating PUF chips requires numerous semiconductor processes, leading to high costs, which limits their applications. In this work, we introduce a low-cost manufacturing method for PUF security chips. First, surface roughening through wet-etching is utilized to create random variables. Additionally, physical vapor deposition is added to further enhance randomness. After PUF chip fabrication, both Hamming distance (HD) and Hamming weight (HW) are extracted and compared to verify the fabricated chip. It is confirmed that the PUF chip using two different multiple process variables demonstrates superior uniqueness and uniformity compared to the PUF security chip fabricated using only a single process variable.

• Korean Journal of Optics and Photonics
• /
• v.16 no.2
• /
• pp.113-120
• /
• 2005

Luminous efficiency and uniformity in a LCD-BLU are mainly determined by fine scattering patterns formed on the light guide panel. We propose a novel fabrication method of 3-dimensional scattered patterns based on anisotropic etching of silicon wafers. Micro-pyramid patterns with 70.5 degree apex-angle and micro-prism patterns with 109.4 degree apex-angle can be self-constructed by the wet, anisotropic etching of (100) and (110) silicon wafers, respectively, and those patterns are easily duplicated by the PDMS replica process. Experimental results on spatial and angular distributions of irradiation from the light guide panel with the micro-pyramid patterns were very consistent with the calculation results. Surface roughness of the silicon-based micro-patterns is free from any artificial defects since the micro-patterns are inherently formed with silicon crystal surfaces. Therefore, we expect that the silicon based micro-patterning process makes it possible to fabricate perfect 3-dimensional micro-structures with crystal surface and apex angles, which may guarantee mass-reproduction of the light guide panels in LCD-BLU.

• Proceedings of the Korean Vacuum Society Conference
• /
• 2010.02a
• /
• pp.86-86
• /
• 2010

Micro- and nanoscale texturing and control of surface energy have been considered for superhydrophobicity on polymer and silicon. However these surfaces have been reported to be difficult to meet the robustness and transparency requirements for further applications, from self cleaning windows to biochip technology. Here we provided a novel method to fabricate a nearly superhydrophobic soda-lime glass using two-step method. The first step involved wet etching process to fabricate micro-sale patterns on soda-lime glass. The second step involved application of $SiO_x$-incorporated DLC to generate high intrinsic contact angle on the surface using chemical vapor deposition (CVD) process. To investigate the effect of surface roughness, we used both positive and negative micro-scale patterns on soda-limeglass, which is relatively hard for surface texturing in comparison to quartz or Pyrex glasses due to the presence of impurities, but cheaper. For all samples we tested the static wetting angle and transparency before and after 100 cycles of wear test using woolen steel. The surface morphology is observed using optical and scanning electron microscope (SEM). The results shows that negative patterns had a greater wear resistance while the hydrophobicity was best achieved using positive patterns having static contact angle up to 140 deg. with about 80% transparency. The overall experiment shows that positive patterns at etching time of 1 min shows the optimum transparency and hydrophobicity. The optimization of micro-scale pattern to achieve a robust, transparent, superhydrophobic soda-lime glass will be further investigated in the future works.

• Korean Journal of Materials Research
• /
• v.11 no.2
• /
• pp.71-75
• /
• 2001

The reaction stability of nickel with side-wall materials of SiO$_2$ and Si$_3$N$_4$ on p-type 4"(100) Si substrate were investigated. Ni on 1300 $\AA$ thick SiO$_2$ and 500 $\AA$ - thick Si$_3$N$_4$ were deposited. Then the samples were annealed at 400, 500, 750 and 100$0^{\circ}C$ for 30min, and the residual Ni layer was removed by a wet process. The interface reaction stability was probed by AES depth Profiling. No reaction was observed at the Ni/SiO$_2$ and Ni/Si$_3$N$_4$, interfaces at 400 and 50$0^{\circ}C$. At 75$0^{\circ}C$, no reaction occurred at Ni/SiO$_2$ interface, while $NiO_x$ and Si$_3$N$_4$ interdiffused at Ni/Si$_3$N$_4$ interface. At 100$0^{\circ}C$, Ni layers on SiO$_2$ and Si$_3$N$_4$ oxidized into $NiO_x$ and then $NiO_x$ interacted with side-wall materials. Once $NiO_x$ was formed, it was not removed in wet etching process and easily diffused into sidewall materials, which could lead to bridge effect of gate-source/drain.

• Proceedings of the Materials Research Society of Korea Conference
• /
• 2009.11a
• /
• pp.50.1-50.1
• /
• 2009

Transparent conductive oxides (TCOs) play an important role in thin-film solar cells in terms of low cost and performance improvement. Al-doped ZnO (AZO) is a very promising material for thin-film solar cellfabrication because of the wide availability of its constituent raw materials and its low cost. In this study, AZO films were prepared by low pressurechemical vapor deposition (LPCVD) using trimethylaluminum (TMA), diethylzinc(DEZ), and water vapor. In order to improve the absorbance of light, atypical surface texturing method is wet etching of front electrode using chemical solution. Alternatively, LPCVD can create a rough surface during deposition. This "self-texturing" is a very useful technique, which can eliminate additional chemical texturing process. The introduction of a TMA doping source has a strong influence on resistivity and the diffusion of light in a wide wavelength range.The haze factor of AZO up to a value of 43 % at 600 nm was achieved without an additional surface texturing process by simple TMA doping. The use of AZO TCO resulted in energy conversion efficiencies of 7.7 % when it was applied to thep-i-n a-Si:H thin film solar cell, which was comparable to commercially available fluorine doped tin oxide ($SnO_2$:F).

• Journal of the Korean Institute of Telematics and Electronics A
• /
• v.29A no.4
• /
• pp.38-48
• /
• 1992

OEIC(Optoelectronic Integrated Circuit)'s can be integrated horizontally or vertically. Horizontal integration approach is, however, more immune to parasitic and more universally applicable. In this paper, a structural modeling, fabrication and characterization of PIN photodiodes which can be used in the horizontal integration are performed. For device modeling, we build a transmission line model from 2-D device simulation, from which lumped model parameters are extracted. The speed limits of the PIN photodiodes can also be calculated under various structural conditions from the model. Thus optimum design of horizontally integrated PIN photodiodes for high speed operation are possible. Such InGaAs/InP PIN photodiodes for long-wavelength communications are fabricated using pit etch, epi growth, planarization, diffusion and metallization processes. Planarization process using both RIE and wet etching and diffusion process using evaporated Zn$_{3}P_{2}$ film are developed. Characterization of the fabricated devices is performed through C-V and I-V measurements. At a reserve bias of 10V, the dark current is less than 5nA and capacitance is about 0.4pF. The calculated bandwidth using the measured series resistance and capacitance is about 4.23GHz.