• Title/Summary/Keyword: transparent TFT

Search Result 104, Processing Time 0.026 seconds

2.2 inch qqVGA AMOLED drived by ultra low temperature poly silicon (ULTPS) TFT direct fabricated below $200^{\circ}C$

  • Kwon, Jang-Yeon;Jung, Ji-Sim;Park, Kyung-Bae;Kim, Jong-Man;Lim, Hyuck;Lee, Sang-Yoon;Kim, Jong-Min;Noguchi, Takashi;Hur, Ji-Ho;Jang, Jin
    • 한국정보디스플레이학회:학술대회논문집
    • /
    • 2006.08a
    • /
    • pp.309-313
    • /
    • 2006
  • We demonstrated 2.2inch qqVGA AMOLED display drived by ultra low temperature poly-Si (ULTPS) TFT not transferred but direct fabricated below $200^{\circ}C$. Si channel was crystallized by decreasing impurity concentration even at room temperature. Gate insulator with a breakdown field exceeding 8 MV/cm was realized by Inductively coupled plasma - CVD. In order to reduce stress of plastic, organic film was coated as inter-dielectric and passivation layers. Finally, ULTPS TFT of which mobility is over $20cm^2/Vsec$ was fabricated on transparent plastic substrate and drived OLED display successfully.

  • PDF

Leakage Current of Hydrogenated Amorphous Silicon Thin-Film Transistors (수소화된 비정질규소 박막트랜지스터의 누설전류)

  • Lee, Ho-Nyeon
    • Journal of the Korea Academia-Industrial cooperation Society
    • /
    • v.8 no.4
    • /
    • pp.738-742
    • /
    • 2007
  • The variations in the device characteristics of hydrogenated amorphous thin-film transistors (a-Si:H TFTs) were studied according to the processes of pixel electrode fabrication to make active-matrix flat-panel displays. The off-state current was about 1 pA and the switching ratio was over $10^6$ before fabrication of pixel electrodes; however, the off-state current increased over 10 pA after fabrication of pixel electrodes. Surface treatment on SiNx passivation layers using plasma could improve the off-state characteristics after pixel electrode process. $N_2$ plasma treatment gave the best result. Charge accumulation on the SiNx passivation layer during the deposition of transparent conducting layer might cause the increase of off-state current after the fabrication of pixel electrodes.

  • PDF

저온 공정 온도에서 $Al_2O_3$ 게이트 절연물질을 사용한 InGaZnO thin film transistors

  • 우창호;안철현;김영이;조형균
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2010.06a
    • /
    • pp.11-11
    • /
    • 2010
  • Thin-film-transistors (TFTs) that can be deposited at low temperature have recently attracted lots of applications such as sensors, solar cell and displays, because of the great flexible electronics and transparent. Transparent and flexible transistors are being required that high mobility and large-area uniformity at low temperature [1]. But, unfortunately most of TFT structures are used to be $SiO_2$ as gate dielectric layer. The $SiO_2$ has disadvantaged that it is required to high driving voltage to achieve the same operating efficiency compared with other high-k materials and its thickness is thicker than high-k materials [2]. To solve this problem, we find lots of high-k materials as $HfO_2$, $ZrO_2$, $SiN_x$, $TiO_2$, $Al_2O_3$. Among the High-k materials, $Al_2O_3$ is one of the outstanding materials due to its properties are high dielectric constant ( ~9 ), relatively low leakage current, wide bandgap ( 8.7 eV ) and good device stability. For the realization of flexible displays, all processes should be performed at very low temperatures, but low temperature $Al_2O_3$ grown by sputtering showed deteriorated electrical performance. Further decrease in growth temperature induces a high density of charge traps in the gate oxide/channel. This study investigated the effect of growth temperatures of ALD grown $Al_2O_3$ layers on the TFT device performance. The ALD deposition showed high conformal and defect-free dielectric layers at low temperature compared with other deposition equipments [2]. After ITO was wet-chemically etched with HCl : $HNO_3$ = 3:1, $Al_2O_3$ layer was deposited by ALD at various growth temperatures or lift-off process. Amorphous InGaZnO channel layers were deposited by rf magnetron sputtering at a working pressure of 3 mTorr and $O_2$/Ar (1/29 sccm). The electrodes were formed with electron-beam evaporated Ti (30 nm) and Au (70 nm) bilayer. The TFT devices were heat-treated in a furnace at $300^{\circ}C$ and nitrogen atmosphere for 1 hour by rapid thermal treatment. The electrical properties of the oxide TFTs were measured using semiconductor parameter analyzer (4145B), and LCR meter.

  • PDF

Transparent ZnO based thin film transistors fabricated at room temperature with high-k dielectric $Gd_2O_3$ gate insulators

  • Tsai, Jung-Ruey;Li, Chi-Shiau;Tsai, Shang-Yu;Chen, Jyun-Ning;Chien, Po-Hsiu;Feng, Wen-Sheng;Liu, Kou-Chen
    • 한국정보디스플레이학회:학술대회논문집
    • /
    • 2009.10a
    • /
    • pp.374-377
    • /
    • 2009
  • The characteristics of the deposited thin films of the zinc oxide (ZnO) at different oxygen pressures will be elucidated in this work. The resistivity of ZnO thin films were dominated by the carrier concentration under high oxygen pressure conditions while controlled by the carrier mobility at low oxygen ambiences. In addition, we will show the characteristics of the transparent ZnO based thin film transistor (TFT) fabricated at a full room temperature process with gate dielectric of gadolinium oxide ($Gd_2O_3$) thin films.

  • PDF

Fabrication of yttrium oxide thin film on ITO by RF magnetron sputtering for TTFT (RF magnetron sputtering법으로 ITO 위에 증착한 yttrium oxide의 특성)

  • Bang, Jun-Ho;Jeong, Je-Heon;Song, Pung-Geun
    • Proceedings of the Korean Institute of Surface Engineering Conference
    • /
    • 2011.05a
    • /
    • pp.183-183
    • /
    • 2011
  • TTFT(Transparent TFT)의 유전체로 사용되는 절연층으로 사용이 기대되는 yttrium oxide를 ITO 위에 RF magnetron sputtering법으로 상온 증착하고 구조적 특성을 분석하고 조성 및 표면 상태를 확인하였으며 유전 특성을 분석하였다.

  • PDF

The Comparison to Physical Properties of Large Size Indium Zinc Oxide Transparent Conductive Layer (대면적 상온 Indium Zinc Oxide 투명 도전막의 물성 특성 비교)

  • Joung, Dae-Young;Lee, Young-Joon;Park, Joon-Yong;Yi, Jun-Sin
    • Journal of Surface Science and Engineering
    • /
    • v.41 no.1
    • /
    • pp.6-11
    • /
    • 2008
  • An Indium Zinc Oxide(IZO) transparent conductive layer was deposited on a large size glass substrate by using magnetron dc sputtering method with varying a deposition temperature. As the deposition temperature decreased to a room temperature, the sheet resistance of IZO film increased. But this deposition temperature range is included in an applicable to a device. From a standpoint of the sheet resistance, the differences of the sheet resistance were not great and the uniformity of the layer was uniformed around 10%. Crystallization particles were shown on the surface of the layer as deposition temperature increased, but these particles were not shown on the surface of the layer as deposition temperature decreased to the room temperature. It didn't make a scrap of difference in a transmittance of varying deposition temperature. Therefore, it is concluded that IZO thin film manufactured by the room temperature deposition condition can be used as a large size transparent conductive layer of a liquid crystal display device.

Electrical, Structural, Optical Properties of the AZO Transparent Conducting Oxide Layer for Application to Flat Panel Display (평판디스플레이 응용을 위한 AZO 투명전도막의 전기적, 구조적 및 광학적 특성)

  • No, Im-Jun;Kim, Sung-Hyun;Park, Dong-Wha;Shin, Paik-Kyun
    • The Transactions of The Korean Institute of Electrical Engineers
    • /
    • v.58 no.10
    • /
    • pp.1976-1981
    • /
    • 2009
  • Transparent conducting aluminum-doped zinc oxide (AZO) thin films were deposited on Coming glass substrate using an Gun-type rf magnetron sputtering deposition technology. The AZO thin films were fabricated with an AZO ceramic target (Zn: 98wt.%, $Al_2O_3$: 2wt.%). The AZO thin films were deposited with various growth conditions such as the substrate temperature, oxygen pressure. X -ray diffraction (XRD), UV/visible spectroscope, atomic force microscope (AFM), and Hall effect measurement system were done in order to investigate the properties of the AZO thin films Among the AZO thin films prepared in this study, the one formed at conditions of the substrate temperature $100^{\circ}C$, Ar 50 sccm, $O_2$ 5 sccm and working pressure 5 motor showed the best properties of an electrical resistivity of $1.763{\times}10^{-4}\;[{\Omega}{\cdot}cm]$, a carrier concentration of $1.801{\times}10^{21}\;[cm^{-3}]$, and a carrier mobility of $19.66\;[cm^2/V{\cdot}S]$, which indicates that it could be used as a transparent electrode for thin film transistor and flat panel display applications.

A Study on the Formation of Polycrystalline Silicon Film by Lamp-Scanning Annealing and Fabrication of Thin Film Transistors (램프 스캐닝 열처리에 의한 다결정 실리콘 박막의 형성 및 TFT 제작에 관한 연구)

  • Kim, Tae-Kyung;Kim, Gi-Bum;Lee, Byung-Il;Joo, Seung-Ki
    • Journal of the Korean Institute of Telematics and Electronics D
    • /
    • v.36D no.1
    • /
    • pp.57-62
    • /
    • 1999
  • Polycrystaline thin film transistors are fabricated on the transparent glass substrate by a lamp-scan annealing. The line-shaped lamp scanning method, which is profitable for large area process, effectively radiated silicon film on glass substrate. Amorphous silion film absorbs the light which is emitted from halogen-lamp and it transformed into crystalline silicon by metal-induced lateral crystallization. In order to enhance the annealing effect, capping layer was deposited on the whole substrate. When the scan speed was 1-2mm/sec, lateral crystallization of amorphous silicon under capping layer was 18~27${\mu}m/scan$. The thin film transistor fabricated by this method shows high electron mobility over 130$cm^2/V{\cdot}sec$

  • PDF

Fabrication of an All-Layer-Printed TFT-LCD Device via Large-Area UV Imprinting Lithography

  • Lee, Seung-Jun;Park, Dae-Jin;Bae, Joo-Han;Lee, Sung-Hee;Kim, Jang-Kyum;Kim, Kyu-Young;Bae, Jung-Mok;Kim, Bo-Sung;Kim, Soon-Kwon;Lee, Su-Kwon;Kwon, Sin;Seo, Jung-Woo;Kim, Ki-Hyun;Cho, Jung-Wok;Chang, Jae-Hyuk
    • Journal of Information Display
    • /
    • v.11 no.2
    • /
    • pp.49-51
    • /
    • 2010
  • Nanoimprint lithography (NIL) using ultraviolet (UV) rays is a technique in which unconventional lithographic patterns are formed on a substrate by curing a suitable liquid resist in contact with a transparent patterned mold, then releasing the freshly patterned material. Here, various solutions are introduced to achieve sufficient overlay accuracy and to overcome the technical challenges in resist patterning via UV imprinting. Moreover, resist patterning of all the layers in TFT and of the BM layer in CF was carried out using UV imprinting lithography to come up with a 12.1-inch TFT-LCD panel with a resolution of $1280{\times}800$ lines (125 ppi).

Amorphous Indium-Tin-Zinc-Oxide (ITZO) Thin Film Transistors

  • Jo, Gwang-Min;Lee, Gi-Chang;Seong, Sang-Yun;Kim, Se-Yun;Kim, Jeong-Ju;Lee, Jun-Hyeong;Heo, Yeong-U
    • Proceedings of the Korean Vacuum Society Conference
    • /
    • 2010.08a
    • /
    • pp.170-170
    • /
    • 2010
  • Thin-film transistors (TFT) have become the key components of electronic and optoelectronic devices. Most conventional thin-film field-effect transistors in display applications use an amorphous or polycrystal Si:H layer as the channel. This silicon layers are opaque in the visible range and severely restrict the amount of light detected by the observer due to its bandgap energy smaller than the visible light. Therefore, Si:H TFT devices reduce the efficiency of light transmittance and brightness. One method to increase the efficiency is to use the transparent oxides for the channel, electrode, and gate insulator. The development of transparent oxides for the components of thin-film field-effect transistors and the room-temperature fabrication with low voltage operations of the devices can offer the flexibility in designing the devices and contribute to the progress of next generation display technologies based on transparent displays and flexible displays. In this thesis, I report on the dc performance of transparent thin-film transistors using amorphous indium tin zinc oxides for an active layer. $SiO_2$ was employed as the gate dielectric oxide. The amorphous indium tin zinc oxides were deposited by RF magnetron sputtering. The carrier concentration of amorphous indium tin zinc oxides was controlled by oxygen pressure in the sputtering ambient. Devices are realized that display a threshold voltage of 4.17V and an on/off ration of ${\sim}10^9$ operated as an n-type enhancement mode with saturation mobility with $15.8\;cm^2/Vs$. In conclusion, the fabrication and characterization of thin-film transistors using amorphous indium tin zinc oxides for an active layer were reported. The devices were fabricated at room temperature by RF magnetron sputtering. The operation of the devices was an n-type enhancement mode with good saturation characteristics.

  • PDF