• JSTS:Journal of Semiconductor Technology and Science
• /
• 제16권5호
• /
• pp.595-604
• /
• 2016

Utilizing a standard 130-nm CMOS process, a RF frontend is designed at 24 GHz for automotive collision avoidance radar application. Single IF direct conversion receiver (DCR) architecture is adopted to achieve high integration level and to alleviate the DCR problem. The proposed frontend is composed of a two-stage LNA and downconversion mixers. To save power consumption, and to enhance gain and linearity, stacked NMOS-PMOS $g_m$-boosting technique is employed in the design of LNA as the first stage. The switch transistors in the mixing stage are biased in subthreshold region to achieve low power consumption. The single balanced mixer is designed in PMOS transistors and is also realized based on the well-known folded architecture to increase voltage headroom. This frontend circuit features enhancement in gain, linearity, and power dissipation. The proposed circuit showed a maximum conversion gain of 19.6 dB and noise figure of 3 dB at the operation frequency. It also showed input and output return losses of less than -10 dB within bandwidth. Furthermore, the port-to-port isolation illustrated excellent characteristic between two ports. This frontend showed the third-order input intercept point (IIP3) of 3 dBm for the whole circuit with power dissipation of 6.5 mW from a 1.5 V supply.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 2004년도 춘계학술대회 논문집 전기기기 및 에너지변환시스템부문
• /
• pp.166-168
• /
• 2004

Conventional Switched Mode Power Supplies(SMPS) with diode-capacitor rectifier have distorted input current waveform with high harmonic order contents. Typically, these SMPS have a power factor lower than 0,7. To improve with this problem the power factor correction(PFC) circuit of power supplies has to be introduced. Specially, to the reduce size and manufacture cost of power conversion device, the single-stage PFC converter is increased to demand as necessary of study. In this paper, comparative analysis of Valley-fill, boost and feedforward type single stage power factor correction circuit based on the flyback converter is given. Also, the validity of designed three type of single stage PFC circuit are confirmed by simulation and experimental results.

• 전자공학회논문지B
• /
• 제31B권7호
• /
• pp.42-48
• /
• 1994

In this paper, a low power and high speed flash Analog-to-Digital Converter using current-mode concept is proposed. Current-mode approach offers a number of advantages over conventional voltage-mode approach, such as lower power consumption small chip area improved accuracy etc. Rescently this concept was applied to algorithmic A/D Converter. But, its conversion speed is limited to medium speed. Consequently this converter is not applicable to the high speed signal processing system. This ADC is fabricated in 1.2um double metal CMOS standard process. This ADC's conversion time is measured to be 7MHz, and power consumption is 2.0mW, and differential nonlinearity is less than 1.14LSB and total harmonic distortion is -50dB. The active area of analog chip is about 350 x 550u$m^2$. The proposed ADC seems suitable for a single chip design of digital signal processing system required high conversion speed, high resolution small chip area and low power consumption.

• Journal of Electrical Engineering and Technology
• /
• 제5권3호
• /
• pp.468-476
• /
• 2010

This paper presents a direct single-stage power converter using single-phase isolated full-bridge converter modules, with inherent power factor correction (PFC) for a 12 kW switched mode power supply (SMPS). The advantages of the proposed converter are its simple control strategy, reduction in number of conversion stage, low input line current harmonics, and improvement in power factor. Analysis of the single-stage converter is carried out in continuous conduction mode of operation. Steady-state analysis of the proposed converter is conducted to obtain converter parameters. A systematic design procedure is also presented for a 12k W converter with a design example. The effect of load variation on SMPS is also studied in order to demonstrate the effectiveness of the proposed converter for the complete range of load conditions. A set of power quality indices on input ac mains for an SMPS fed from a single-stage converter is also presented for easy comparison of their performance.

• 전력전자학회:학술대회논문집
• /
• 전력전자학회 1998년도 전력전자학술대회 논문집
• /
• pp.418-422
• /
• 1998

A new single stage AC/DC converter based on the forward converter is proposed. The proposed converter offers both the high power factor and the direct conversion from ac line to dc output voltage. Also, the proposed converter reduces the diode conduction loss, so improves the overall efficiency of the converter, compared with other alternatives. The principles of operation and the simulation results of the proposed converter are presented. A 100 W prototype was built and tested to show the potential of applications of the proposed converter.

• 전력전자학회:학술대회논문집
• /
• 전력전자학회 2011년도 추계학술대회
• /
• pp.199-200
• /
• 2011

Uninterruptible Power Supply(UPS) is largely divided into passive-standby, line-interactive and double-conversion methods. This paper proposes the double-conversion UPS for low cost and high performance. The proposed UPS are composed of PFC, inverter, battery charger and discharger. Finally, the validity of proposed UPS was verified by experiments.

• 전력전자학회논문지
• /
• 제21권4호
• /
• pp.335-342
• /
• 2016

This paper proposes an energy storage-assisted, series-connected module-integrated power conversion system that integrates a photovoltaic power conditioner and a charge balancing circuit. In conventional methods, a photovoltaic power conditioner and a cell-balancing circuit are needed for photovoltaic systems with energy storage devices, but they cause a complex configuration and high cost. Moreover, an imbalanced output voltage of the module-integrated converter for PV panels can be a result of partial shading. Partial shading can lead to the fault condition of the boost converter in shaded modules and high voltage stresses on the devices in other modules. To overcome these problems, a bidirectional buck-boost converter with an integrated magnetic device operating for a charge-balancing circuit is proposed. The proposed circuit has multiple secondary rectifiers with inductors sharing a single magnetic core, which works as an inductor for the main bidirectional charger/discharger of the energy storage. The secondary rectifiers operate as a cell-balancing circuit for both energy storage and the series-connected multiple outputs of the module-integrated converter. The operating principle of the cell-balancing power conversion circuit and the power stage design are presented and validated by PSIM simulation for analysis. A hardware prototype with equivalent photovoltaic modules is implemented for verification. The results verify that the modularized photovoltaic power conversion system in the output series with an energy storage successfully works with the proposed low-cost bidirectional buck-boost converter comprising a single magnetic device.

• 전력전자학회논문지
• /
• 제22권6호
• /
• pp.510-516
• /
• 2017

This paper proposes a single-stage interleaved totem-pole on-board battery charger with a simple structure and a reduced component count. Apart from achieving ZVS turn-on of all switches and ZCS turn-off of all diodes, this charger does not require an input filter due to its CCM operation and bulky electrolytic capacitors, which in turn result in a high power density. A single-stage power conversion technique is applied to the interleaved structure in order to achieve a high power density and high efficiency. A 2.5 kW prototype of the proposed charger is also built and tested to validate the proposed operation.

• 한국정보통신학회논문지
• /
• 제12권2호
• /
• pp.282-289
• /
• 2008

PDP TV의 전력 효율을 향상시키기 위해서는 PDP의 구동과정에서 발생하게 되는 불필요한 전력소모와 AC 입력으로부터 원하는 DC를 얻기 위한 과정 중에 발생하는 전력 소모를 최소화하여야 한다. 일반적인 PDP 구동을 위한 입력 전원단은 2단 구조의 역률 보상형 컨버터를 채용하고 있으며, PDP 구동시 전력소모가 가장 큰 서스테인 드라이버와 리셋 회로의 구동전원을 공급하기 위한 별도의 DC-to-DC 컨버터를 필요로 한다. 그러나 이러한 회로의 구현은 저가의 PDP를 요구하는 시장 상황에 유연하게 대처하는데 많은 어려움을 준다. 따라서 본 논문에서는 최소의 전력 변환단계를 가지도록 서스테인과 리셋 회로의 전원 공급이 가능한 1단방식의 역률보상형 AC-to-DC 컨버터를 제안한다. 제안하는 시스템은 1단방식의 입력전원부 구성을 통해 전력 변환단을 최소화하여 전력 변환 중에 발생하는 손실을 최소화하며, PDP 서스테인/리셋 드라이버의 구동전압을 직접 공급하는 형태로 구성하여 시스템 부피의 감소, 원가 절감을 이룰 수 있다.

• 조명전기설비학회논문지
• /
• 제21권4호
• /
• pp.19-27
• /
• 2007

This paper presents a novel soft-switching PWM utility frequency AC to high frequency AC power conversion circuit incorporating boost H-bridge inverter topology, which is more suitable and acceptable for cost effective consumer induction heating applications. The operating principle and the operation modes are presented using the switch mode equivalent circuits and the operating voltage and current waveforms. The performances of this high-frequency inverter using the latest IGBTs are illustrated, which includes high frequency power regulation and actual efficiency characteristics based on zero voltage soft-switching(ZVS) operation ranges, and the power dissipation as compared with those of the conventional type high frequency inverter. In addition, a dual mode control scheme of this high frequency inverter based on asymmetrical pulse width modulation(PWM) and pulse density modulation(PDM) control scheme is discussed in this paper in order to extend the soft switching operation ranges and to improve the power conversion efficiency at the low power settings. The power converter practical effectiveness is substantially proved based on experimental results from practical design example.