• Journal of the Korean Society for Precision Engineering
• /
• v.20 no.10
• /
• pp.183-190
• /
• 2003

Major device failures such as die cracking, interfacial delamination and warpage in flip chip packages are due to excessive heat and thermal gradients- There have been significant researches toward understanding the thermal performance of electronic packages, but the majority of these studies do not take into account the combined effects of thermo-mechanical interactions of the different package constituents. This paper investigates the thermo-mechanical performance of flip chip package constituents based on the finite element method with thermo-mechanically coupled elements. Delaminations with different lengths between the silicon die and underfill resin interfaces were introduced to simulate the defects induced during the assembly processes. The temperature gradient fields and the corresponding stress distributions were analyzed and the results were compared with isothermal case. Parametric studies have been conducted with varying thermal conductivities of the package components, substrate board configurations. Compared with the uniform temperature distribution model, the model considering the temperature gradients provided more accurate stress profiles in the solder interconnections and underfill fillet. The packages with prescribed delaminations resulted in significant changes in stress in the solder. From the parametric study, the coefficients of thermal expansion and the package configurations played significant roles in determining the stress level over the entire package, although they showed little influence on stresses profile within the individual components. These observations have been implemented to the multi-board layer chip scale packages (CSP), and its results are discussed.

• Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
• /
• 2004.04b
• /
• pp.30-33
• /
• 2004

Shallow p+-n junctions were formed by low-energy ion implantation and dual-step annealing processes The dopant implantation was performed into the crystalline substrates using $BF_2$ ions. The annealing was performed with a rapid thermal processor and a furnace. FA+RTA annealing sequence exhibited better junction characteristics than RTA+FA thermal cycle from the viewpoint of junction depth. A new simulator is designed to model boron diffusion in silicon, which is especially useful for analyzing the annealing process subsequent to ion implantation. The model which is used in this simulator takes into account nonequilibrium diffusion, reactions of point defects, and defect-dopant pairs considering their charge states, and the dopant inactivation by introducing a boron clustering reaction. Using a resonable parameter values, the simulator covers not only the equilibrium diffusion conditions but also the nonequilibrium post-implantation diffusion. Using initial conditions and boundary conditions, coupled diffusion equation is solved successfully. The simulator reproduced experimental data successfully.

• Journal of the Korean Institute of Electrical and Electronic Material Engineers
• /
• v.20 no.3
• /
• pp.202-206
• /
• 2007

ZnO is a promising material to make high efficient ultraviolet(UV) or blue light emitting diodes(LEDs) because of its large binding energy and energy bandgap. In this study, we prepared ZnO thin films with p-type conductivity on silicon(100) substrates by RF magnetron sputtering in the mixture of $N_2$ and $O_2$. The process was accompanied by low pressure in-situ annealing in $O_2$ at $600^{\circ}C$ and $800^{\circ}C$ respectively. Hall effect in Van der Pauw configuration showed that the N-doped ZnO film annealed at $800^{\circ}C$ has p-type conductivity. Photoluminescence(PL) spectrum of the film annealed at $800^{\circ}C$ showed UV emission related to exciton and bound to donor-acceptor pair(DAP) as well as visible emission related to many intrinsic defects.

• Proceedings of the Korean Vacuum Society Conference
• /
• 2014.02a
• /
• pp.232.2-232.2
• /
• 2014

Since its discovery in 2004, graphene, a sp2-hybridized 2-Dimension carbon material, has drawn enormous attention. A variety of approaches have been attempted, such as epitaxial growth from silicon carbide, chemical reduction of graphene oxide and CVD. Among these approaches, the CVD process takes great attention due to its guarantee of high quality and large scale with high yield on various transition metals. After synthesis of graphene on metal substrate, the subsequent transfer process is needed to transfer graphene onto various target substrates, such as bubbling transfer, renewable epoxy transfer and wet etching transfer. However, those transfer processes are hard to control and inevitably induce defects to graphene film. Especially for wet etching transfer, the metal substrate is totally etched away, which is horrendous resources wasting, time consuming, and unsuitable for industry production. Thus, our group develops one-step process to directly grow graphene on glass substrate in plasma enhanced chemical vapor deposition (PECVD). Copper foil is used as catalyst to enhance the growth of graphene, as well as a temperature shield to provide relatively low temperature to glass substrate. The effect of growth time is reported that longer growth time will provide lower sheet resistance and higher VSG flakes. The VSG with conductivity of $800{\Omega}/sq$ and thickness of 270 nm grown on glass substrate can be obtained under 12 min growing time. The morphology is clearly showed by SEM image and Raman spectra that VSG film is composed of base layer of amorphous carbon and vertically arranged graphene flakes.

• Proceedings of the Korean Vacuum Society Conference
• /
• 2010.08a
• /
• pp.306-306
• /
• 2010

A high density (> $10^{11}\;cm^{-3}$) and low electron temperature (< 2 eV) plasma is produced by using a conventional HF (13.56 MHz) plasma enhanced chemical vapor deposition (PECVD) with an additional ultra high frequency (UHF, 314 MHz) plasma source utilizing two parallel antenna assembly. It is applied for the high rate synthesis of high quality nanocrystalline silicon (nc-Si) films. A high deposition rate of 1.8 nm/s is achieved with a high crystallinity (< 70%), a low spin density (< $3{\times}10^{16}\;cm^{-3}$) and a high light soaking stability (< 1.5). Optical emission spectroscopy measurements reveal emission intensity of $Si^*$ and $SiH^*$, intensity ratio of $H{\alpha}/Si^*$ and $H{\alpha}/SiH^*$ which are closely related to film deposition rate and film crystallinity, respectively. A high flux of precursor and atomic hydrogen which are produced by an additional high excitation frequency is effective for the fast deposition of highly crystallized nc-Si films without additional defects.

• Proceedings of the Korean Vacuum Society Conference
• /
• 2011.08a
• /
• pp.236-236
• /
• 2011

Silicon oxynitride (SiON) was deposited for gas barrier film on polyethylene terephthalate (PET) using octamethylycyclodisiloxane (Si4O4C8H24, OMCTS) precursor by plasma enhanced chemical vapor deposition (PECVD) at low temperature. The ion flux and substrate temperature were measured by oscilloscope and thermometer. The chemical bonding structure and barrier property of films were characterized by Fourier transform infrared (FT-IR) spectroscopy and the water vapor transmission rate (WVTR), respectively. The deposition rate of films increases with RF bias and nitrogen dilution due to increase of dissociated precursor and nitrogen ion incident to the substrate. In addition, we confirmed that the increase of nitrogen dilution and RF bias reduced WVTR of films. Because, on the basis of FT-IR analysis, the increase of the nitrogen gas flow rate and RF bias caused the increase of the C=N stretching vibration resulting in the decrease of macro and nano defects.

• Journal of the Korean Ceramic Society
• /
• v.34 no.8
• /
• pp.825-833
• /
• 1997

Silicon carbide films were deposited by low pressure chemical vapor deposition(LPCVD) using MTS(CH3SICl3) in hydrogen atmosphere on (100) Si substrate. To prevent the unstable interface from being formed on the substrate, the experiments were performed through three deposition processes which were the deposition on 1) as received Si, 2) low temperature grown SiC, and 3) carbonized Si by C2H2. The microstructure of the interface between Si substrates and SiC films was observed by SEM and the adhesion between Si substrates and SiC films was measured through scratch test. The SiC films deposited on the low temperature grown SiC thin films, showed the stable interfacial structures. The interface of the SiC films deposited on carbonized Si, however, was more stable and showed better adhesion than the others. In the case of the low temperature growth process, the optimum condition was 120$0^{\circ}C$ on carbonized Si by 3% C2H2, at 105$0^{\circ}C$, 5 torr, 10 min, showed the most stable interface. As a result of XRD analysis, it was observed that the preferred orientation of (200) plane was increased with Si carbonization. On the basis of the experimental results, the models of defect formation in the process of each deposition were compared.

• Bulletin of the Korean Chemical Society
• /
• v.31 no.1
• /
• pp.162-167
• /
• 2010

We investigated the adsorption and desorption characteristics of benzene molecules on $Si(001)-2{\times}n$ surfaces using a variable-low temperature scanning tunneling microscopy. When benzene was adsorbed on a $Si(001)-2{\times}n$ surface at a low coverage, five distinct adsorption configurations were found: tight-binding (TB), standard-butterfly (SB), twisted-bridge, diagonal-bridge, and pedestal. The TB and SB configurations were the most dominant ones and could be reversibly interconverted, diffused, and desorbed by applying an electric field between the tip and the surface. The population ratios of the TB and SB configurations were affected by the benzene coverage: at high coverage, the population ratio of SB increased over that of TB, which was favored at low coverage. The desorption yield decreased with increasing benzene coverage and/or density of vacancy defect. These results suggest that the interaction between the benzene molecules is important at a high coverage, and that the vacancy defects modify the adsorption and desorption energies of the benzene molecules on Si(001) surface.

• Journal of Powder Materials
• /
• v.25 no.5
• /
• pp.395-401
• /
• 2018

The improvement of dispersion stability for the primary polishing slurry in a CMP process is achieved to prevent defects produced by agglomeration of the slurry. The dispersion properties are analyzed according to the physical characteristics of each silica sol sample. Further, the difference in the dispersion stability is confirmed as the surfactant content. The dispersibility results measured by Zeta potential suggest that the dispersion properties depend on the content and size of the abrasive in the primary polishing slurry. Moreover, the optimum ratio for high dispersion stability is confirmed as the addition content of the surfactant. Based on the aforementioned results, the long-term stability of each slurry is analyzed. Turbiscan analysis demonstrates that the agglomeration occurs depending on the increasing amount of surfactant. As a result, we demonstrate that the increased particle size and the decreased content of silica improve the dispersion stability and long-term stability.

• Carbon letters
• /
• v.13 no.1
• /
• pp.23-28
• /
• 2012

Graphene is an attractive material for device applications, but device characteristics are very unstable because the graphene is very sensitive to environmental factors such as charges nearby the graphene, metal contacts, defects, contaminants and other adsorbates. Since the interactions between graphene and environmental factors affect the electrical characteristics of graphene devices, the interpretation of electrical characteristics as simple as current-voltage curves is non-trivial, despite the common practice of using well known electrical characterization methods that have been used in silicon MOSFET. This paper addresses major obstacles in the electrical characterization of graphene devices and offers countermeasures to improve the accuracy of electrical characterization methods.