An Architecture for $32{\times}32$ bit high speed parallel multiplier
($32{\times}32 $ 비트 고속 병렬 곱셈기 구조)
-
- Journal of the Korean Institute of Telematics and Electronics B
- /
- v.31B no.10
- /
- pp.67-72
- /
- 1994