The KIPS Transactions:PartA (정보처리학회논문지A)

Korea Information Processing Society (한국정보처리학회)
권호 표지
DOI QR코드

DOI QR Code

New High Speed Parallel Multiplier for Real Time Multimedia Systems

실시간 멀티미디어 시스템을 위한 새로운 고속 병렬곱셈기

  • 조병록 (순천대학교 전자공학과) ;
  • 이명옥 (동신대학교 전기전자정보통신공학부)
  • Published : 2003.12.01
Download PDF
⟨ Previous Next ⟩

Abstract

In this paper, we proposed a new First Partial product Addition (FPA) architecture with new compressor (or parallel counter) to CSA tree built in the process of adding partial product for improving speed in the fast parallel multiplier to improve the speed of calculating partial product by about 20% compared with existing parallel counter using full Adder. The new circuit reduces the CLA bit finding final sum by N/2 using the novel FPA architecture. A 5.14nS of multiplication speed of the $16{\times}16$ multiplier is obtained using $0.25\mu\textrm{m}$ CMOS technology. The architecture of the multiplier is easily opted for pipeline design and demonstrates high speed performance.

본 논문에서는 고속 병렬 곱셈기에서 속도향상을 위해 부분 곱을 가산하는 과정에 구성되는 CSA(Carry Select Adder) 트리에 새로운 압축기를 적용한 새로운 첫 번째 부분 곱가산(First Partial Product Addition : FPA)를 제안하여 기존의 전가산기를 이용한 병렬가산기보다 부분곱을 계산하는 속도를 약 20% 개선할 수 있게 했다. 새로운 회로는 새로운 FPA 구조를 사용하여 최종 합 CLA 비트를 N/2로 줄인다. 2.5v 0.25um CMOS 기술을 이용하여 제작된 16${\times}$16 곱셈기는 5.14nS의 곱셈 고속을 얻었다. 이 곱셈기의 구조는 파이프라인 설계에 용이하며 고성능을 낸다.

Keywords

References

  1. A. D. Booth, 'A signed binary multiplication technique,' J. Mechs. Appl. Math., Vol.4, No.2, pp.235-240, 1951 https://doi.org/10.1093/qjmam/4.2.236
  2. C. S. Wallace, 'A suggestion for a fast multiplier,' IEEE Trans. on Electrin. Comput., Vol.EC-13, pp.14-17, 1964 https://doi.org/10.1109/PGEC.1964.263829
  3. Yonmg Seok Lee, Geun Seon Hong, and Yong Deak Kim, 'Astudy on the design scheme of CSA array for the speed up of array multiplier,' J. IEEK. Vol.31 B, No.5, pp.73-80, 1994
  4. Norio Ohkubo, Makoto Suzuki, Toshinobu Shinbo, Toshiaki Yamanaka, Akibior Shimizu, and katuro Sasaki, 'A 4.4ns CMOS 54 54-b multiplier using pass-transistor multi-piexer,' IEEE J. Solid-State Circuits, Vol.30, No.30, pp.251-257, Mar., 1995 https://doi.org/10.1109/4.364439
  5. Gensuke Goto, Atuski Inoue, and Ryoichi Ohe, 'A 4.1-ns compact 54 54-b multiplier utilizing sign-select booth encoders,' IEEE J. Solid-State Circuits, Vol.32, No.11, pp.1676-1681, Nov., 1997 https://doi.org/10.1109/4.641687
  6. Deuk-kyung Kim, Kyung-Wook Shin, Yong-Surk Lee, and Moon-Key Lee, 'Area-time complexity analysis for optimal design of multibit recoding parallel multiplier,' J. IEEK, Vol.32 A, No.5, pp.71-80, 1995
  7. N, Takagi, H. Yasuura and S. Yajima, 'High-speed VLSI multiplication algirithm with a redundant binary addition tree,' IEEE Trans. on Comput., Vol.C-34, No.9, pp.789-796, Sep., 1985 https://doi.org/10.1109/TC.1985.1676634
  8. Kyung-Wook Shin, 'A high-speed complex multiplier based in redundant binary arithmetic,' J. IEEK, Vol.34 C, No.2, pp.29-37, 1997
  9. B. I. Park, et al., 'A Regular Layout structured Multiplier based on Weighted Carry-Save Adders,' Proc. IEEE International Conference in Computer Design, pp.243-248, Oct., 1999 https://doi.org/10.1109/ICCD.1999.808432
  10. Ahmad A. Hiasat, 'New efficient structure for a Modular Multiplier for RNS,' IEEE Trans. on Comput., Vol.49, No.2, pp.170-174, Feb., 2000 https://doi.org/10.1109/12.833113
  11. Young-in Kim and Jin-Ho Cho, 'An architecture for $32{\times}32 $ bit high speed parallel multiplier,' J. IEEK, Vol.31 B, No.10, pp.67-71, 1994
  12. IDEC, IDEC Cell Library Data Book, IDEC-D221, June, 2000
  13. M. Lee, et al., 'IPs and SoC Design with Ultra-Low Power Real-Time Embedded 3-D Multimedia Chip,' CAD 및 VLSI 설계연구회 학술발표대회, 제1권, pp.47-52, 2002