• Title/Summary/Keyword: nano-thick

Search Result 272, Processing Time 0.023 seconds

PMOSFET Hot Carrier Lifetime Dominated by Hot Hole Injection and Enhanced PMOSFET Degradation than NMOSFET in Nano-Scale CMOSFET Technology (PMOSFET에서 Hot Carrier Lifetime은 Hole injection에 의해 지배적이며, Nano-Scale CMOSFET에서의 NMOSFET에 비해 강화된 PMOSFET 열화 관찰)

  • 나준희;최서윤;김용구;이희덕
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.41 no.7
    • /
    • pp.21-29
    • /
    • 2004
  • Hot carrier degradation characteristics of Nano-scale CMOSFETs with dual gate oxide have been analyzed in depth. It is shown that, PMOSFET lifetime dominate the device lifetime than NMOSFET In Nano-scale CMOSFETs, that is, PMOSFET lifetime under CHC (Channel Hot Carrier) stress is much lower than NMOSFET lifetime under DAHC (Dram Avalanche Hot Carrier) stress. (In case of thin MOSFET, CHC stress showed severe degradation than DAHC for PMOSFET and DAHC than CHC for NMOSFET as well known.) Therefore, the interface trap generation due to enhanced hot hole injection will become a dominant degradation factor in upcoming Nano-scale CMOSFET technology. In case of PMOSFETs, CHC shows enhanced degradation than DAHC regardless of thin and thick PMOSFETs. However, what is important is that hot hole injection rather than hot electron injection play a important role in PMOSFET degradation i.e. threshold voltage increases and saturation drain current decreases due to the hot carrier stresses for both thin and thick PMOSFET. In case of thick MOSFET, the degradation by hot carrier is confirmed using charge pumping current method. Therefore, suppression of PMOSFET hot carrier degradation or hot hole injection is highly necessary to enhance overall device lifetime or circuit lifetime in Nano-scale CMOSFET technology

Microstructure Evaluation of Nano-thick Au-inserted Nickel Silicides (나노급 Au층 삽입 니켈실리사이드의 미세구조 변화)

  • Yoon, Ki-Jeong;Song, Oh-Sung
    • Korean Journal of Materials Research
    • /
    • v.18 no.1
    • /
    • pp.5-11
    • /
    • 2008
  • Thermally evaporated 10 nm-Ni/1 nm-Au/(30 nm-poly)Si structures were fabricated in order to investigate the thermal stability of Au-inserted nickel silicide. The silicide samples underwent rapid thermal annealing at $300{\sim}1100^{\circ}C$ for 40 seconds. The sheet resistance was measured using a four-point probe. A scanning electron microscope and a transmission electron microscope were used to determine the cross-sectional structure and surface image. High-resolution X-ray diffraction and a scanning probe microscope were employed for the phase and surface roughness. According to sheet resistance and XRD analyses, nickel silicide with Au had no effect on widening the NiSi stabilization temperature region. Au-inserted nickel silicide on a single crystal silicon substrate showed nano-dots due to the preferred growth and a self-arranged agglomerate nano phase due to agglomeration. It was possible to tune the characteristic size of the agglomerate phase with silicidation temperatures. The nano-thick Au-insertion was shown to lead to self-arranged microstructures of nickel silicide.

Nano-porous $Al_2O_3$ used as a protecting layer of AC Plasma Display Panel

  • Park, Sung-Yun;Hong, Sang-Min;Shin, Bhum-Jae;Cho, Jin-Hoon;Kim, Seong-Su;Park, Sung-Jin;Lee, Kyu-Wang;Choi, Kyung-Cheol
    • 한국정보디스플레이학회:학술대회논문집
    • /
    • 2003.07a
    • /
    • pp.359-361
    • /
    • 2003
  • Nano-porous alumina was investigated as a protecting layer in an AC Plasma Display Panel. A 2 ${\mu}m$ thick nano-porous $Al_2O_3$ layer inserted with MgO was formed on the dielectric layer instead of the conventional 500 nm-thick MgO thin film. Both nano-porous $Al_2O_3$layer and inserted MgO were prepared by wet process. The luminance and luminous efficiency of 3-inch test panel adopting nano-porous $Al_2O_3$ was higher than that of the conventional PDP.

  • PDF

Nonvolatile Memory Characteristics of Double-Stacked Si Nanocluster Floating Gate Transistor

  • Kim, Eun-Kyeom;Kim, Kyong-Min;Son, Dae-Ho;Kim, Jeong-Ho;Lee, Kyung-Su;Won, Sung-Hwan;Sok, Jung-Hyun;Hong, Wan-Shick;Park, Kyoung-Wan
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.8 no.1
    • /
    • pp.27-31
    • /
    • 2008
  • We have studied nonvolatile memory properties of MOSFETs with double-stacked Si nanoclusters in the oxide-gate stacks. We formed Si nanoclusters of a uniform size distribution on a 5 nm-thick tunneling oxide layer, followed by a 10 nm-thick intermediate oxide and a second layer of Si nanoclusters by using LPCVD system. We then investigated the memory characteristics of the MOSFET and observed that the charge retention time of a double-stacked Si nanocluster MOSFET was longer than that of a single-layer device. We also found that the double-stacked Si nanocluster MOSFET is suitable for use as a dual-bit memory.

Properties of Ag Thick Films Fabricated by Using Low Temperature Curable Ag Pastes (저온 경화형 Ag 페이스트 및 이를 이용한 Ag 후막의 제조 및 특성)

  • Park, Joon-Shik;Hwang, Joon-Ho;Kim, Jin-Gu;Kim, Yong-Han;Park, Hyo-Derk;Kang, Sung-Goon
    • Korean Journal of Materials Research
    • /
    • v.13 no.1
    • /
    • pp.18-23
    • /
    • 2003
  • Properties of Ag thick films fabricated by using low temperature curable silver pastes were investigated. Ag pastes were consisted of polymer resins and silver powders. Ag pastes were used for conductive or fixing materials between board and various electrical and electronic devices. Low temperature curable Ag pastes have some advantages over high temperature curable types. In cases of chip mounting, soldering properties were required for screen printed Ag thick films. In this study, four types of Ag pastes were fabricated with different compositions. Screen printed Ag thick films on alumina substrates were fabricated at various curing temperatures and times. Thickness, resistivity, adhesive strength and solderability of fabricated Ag thick films were characterized. Finally, Ag thick films produced using Ag pastes, sample A and B, cured at $150^{\circ}C$ for longer than 6 h and $180^{\circ}C$ for longer than 2 h, and $150^{\circ}C$ for longer than 1 h and $180^{\circ}C$ for 1 h, respectively, showed low resistivities of $10^{-4}$ $∼10^{-5}$ Ωcm and good adhesive strength of 1∼5 Mpa. Soldering properties of those Ag thick films with curing temperatures at solder of 62Sn/36Pb/3Ag were also investigated.

Improvement of Energy Storage Characteristics of (Ba0.7Ca0.3)TiO3 Thick Films by the Increase of Electric Breakdown Strength from Nano-Sized Grains (절연파괴특성 향상을 위한 나노미세구조 (Ba0.7Ca0.3)TiO3 후막 제조 및 에너지 저장 특성 평가)

  • Lee, Ju-Seung;Yoon, Songhyeon;Lim, Ji-Ho;Park, Chun-Kil;Ryu, Jungho;Jeong, Dae-Yong
    • Korean Journal of Materials Research
    • /
    • v.29 no.2
    • /
    • pp.73-78
    • /
    • 2019
  • Lead free $(Ba_{0.7}Ca_{0.3})TiO_3$ thick films with nano-sized grains are prepared using an aerosol deposition (AD) method at room temperature. The crystallinity of the AD thick films is enhanced by a post annealing process. Contrary to the sharp phase transition of bulk ceramics that has been reported, AD films show broad phase transition behaviors due to the nano-sized grains. The polarization-electric hysteresis loop of annealed AD film shows ferroelectric behaviors. With an increase in annealing temperature, the saturation polarization increases because of an increase in crystallinity. However, the remnant polarization and cohesive field are not affected by the annealing temperature. BCT AD thick films annealed at $700^{\circ}C/2h$ have an energy density of $1.84J/cm^3$ and a charge-discharge efficiency of 69.9 %, which is much higher than those of bulk ceramic with the same composition. The higher energy storage properties are likely due to the increase in the breakdown field from a large number of grain boundaries of nano-sized grains.

Electrical Characterization of Nano SOI Wafer by Pseudo MOSFET (Pseudo MOSFET을 이용한 Nano SOI 웨이퍼의 전기적 특성분석)

  • Bae, Young-Ho;Kim, Byoung-Gil;Kwon, Kyung-Wook
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.18 no.12
    • /
    • pp.1075-1079
    • /
    • 2005
  • The Pseudo MOSFET measurements technique has been used for the electrical characterization of the nano SOI wafer. Silicon islands for the Pseudo MOSFET measurements were fabricated by selective etching of surface silicon film with dry or wet etching to examine the effects of the etching process on the device properties. The characteristics of the Pseudo MOSFET were not changed greatly in the case of thick SOI film which was 205 nm. However the characteristics of the device were dependent on etching process in the case of less than 100 nm thick SOI film. The sub 100 nm SOI was obtained by thinning the silicon film of standard thick SOI wafer. The thickness of SOI film was varied from 88 nm to 44 nm by chemical etching. The etching process effects on the properties of pseudo MOSFET characteristics, such as mobility, turn-on voltage, and drain current transient. The etching Process dependency is greater in the thinner SOI wafer.

Formation of MgO Thick Film Layer for AC-PDP via Electrophoresis Deposition of Nano-sized MgO Powders

  • Ko, Min-Soo;Kim, Yong-Seog
    • Journal of Information Display
    • /
    • v.8 no.2
    • /
    • pp.25-31
    • /
    • 2007
  • MgO thick film for ac-PDPs was formed via electrophoresis deposition process and its effect on luminance and luminance efficiency were evaluated. The electrophoresis deposition process of MgO thick film was optimized through parametric study and defects levels in MgO powders was evaluated using cathodoluminescence spectra measurements. The results demonstrate a possibility of using MgO thick film as electron emission layer for ac-PDPs.

Technical Trend of Multi-function for Nano-magnetic Material (다기능성 나노자성복합소재 기술동향)

  • Kim, Yu-Sang
    • Journal of the Korean institute of surface engineering
    • /
    • v.45 no.1
    • /
    • pp.43-52
    • /
    • 2012
  • Recently, it has been developed for Eco-environment, Super light, Multi-functional nano materials. As needed mobile parts in Smart phone or TV, computer, information communication for high pass signal, multi-function, Magnetic thin film materials have been developed. As last, magnetic powder, sintered and sputtering parts were thick and low purity than electroplating layer, low pass signal and noise were resulted, vibrated TV screen. Because chemical complex temperature was high and ununiform surface layer, it has been very difficult for data pass in High Frequency (GHz) area. Large capacity data pass is used to GHz. Above GHz, signal pass velocity is dependent on Skin Effect of surface layer. If surface layer is thick or ununiform, attachment is poor, low pass signal and cross talk, noise are produced and leaked. It has been reported technical trend of Electrochemically plating and Surface treatment of Metal, Polymer, Ceramic etc. by dispersion/complex for Multi functional nano-magnetic material in this paper.

Performance of Solid Oxide Fuel Cell with Gradient-structured Thin-film Cathode Composed of Pulsed-laser-deposited Lanthanum Strontium Manganite-Yttria-stabilized Zirconia Composite (PLD 공정으로 제조된 LSM-YSZ 나노복합체층이 포함된 경사구조 박막 공기극을 적용한 SOFC의 성능 분석)

  • Myung, Doo-Hwan;Hong, Jong-Ill;Hwang, Jae-Yeon;Lee, Jong-Ho;Lee, Hae-Weon;Kim, Byung-Kook;Cho, Sung-Gurl;Son, Ji-Won
    • Journal of the Korean Ceramic Society
    • /
    • v.48 no.6
    • /
    • pp.487-492
    • /
    • 2011
  • The effect of the application of lanthanum strontrium manganite and yttria-stabilized zirconia (LSM-YSZ) nano-composite fabricated by pulsed laser deposition (PLD) as a cathode of solid oxide fuel cell (SOFC) is studied. A gradient-structure thin-film cathode composed of 1 micron-thick LSM-YSZ deposited at an ambient pressure ($P_{amb}$) of 200 mTorr; 2 micron-thick LSM-YSZ deposited at a $P_{amb}$ of 300 mTorr; and 2 micron-thick lanthanum strontium cobaltite (LSC) current collecting layer was fabricated on an anode-supported SOFC with an ~8 micron-thick YSZ electrolyte. In comparison with a 1 micron-thick nano-structure single-phase LSM cathode fabricated by PLD, it was obviously effective to increase triple phase boundaries (TPB) over the whole thickness of the cathode layer by employing the composite and increasing the physical thickness of the cathode. Both polarization and ohmic resistances of the cell were significantly reduced and the power output of the cell was improved by a factor of 1.6.