PMOSFET Hot Carrier Lifetime Dominated by Hot Hole Injection and Enhanced PMOSFET Degradation than NMOSFET in Nano-Scale CMOSFET Technology

PMOSFET에서 Hot Carrier Lifetime은 Hole injection에 의해 지배적이며, Nano-Scale CMOSFET에서의 NMOSFET에 비해 강화된 PMOSFET 열화 관찰

  • Published : 2004.07.01

Abstract

Hot carrier degradation characteristics of Nano-scale CMOSFETs with dual gate oxide have been analyzed in depth. It is shown that, PMOSFET lifetime dominate the device lifetime than NMOSFET In Nano-scale CMOSFETs, that is, PMOSFET lifetime under CHC (Channel Hot Carrier) stress is much lower than NMOSFET lifetime under DAHC (Dram Avalanche Hot Carrier) stress. (In case of thin MOSFET, CHC stress showed severe degradation than DAHC for PMOSFET and DAHC than CHC for NMOSFET as well known.) Therefore, the interface trap generation due to enhanced hot hole injection will become a dominant degradation factor in upcoming Nano-scale CMOSFET technology. In case of PMOSFETs, CHC shows enhanced degradation than DAHC regardless of thin and thick PMOSFETs. However, what is important is that hot hole injection rather than hot electron injection play a important role in PMOSFET degradation i.e. threshold voltage increases and saturation drain current decreases due to the hot carrier stresses for both thin and thick PMOSFET. In case of thick MOSFET, the degradation by hot carrier is confirmed using charge pumping current method. Therefore, suppression of PMOSFET hot carrier degradation or hot hole injection is highly necessary to enhance overall device lifetime or circuit lifetime in Nano-scale CMOSFET technology

본 논문에서는 Dual oxide를 갖는 Nano-scale CMOSFET에서 각 소자의 Hot carrier 특성을 분석하여 두 가지 중요한 결과를 나타내었다. 하나는 NMOSFET Thin/Thick인 경우 CHC stress 보다는 DAHC stress에 의한 소자 열화가 지배적이고, Hot electron이 중요하게 영향을 미치고 있는 반면에, PMOSFET에서는 특히 Hot hole에 의한 영향이 주로 나타나고 있다는 것이다. 다른 하나는, Thick MOSFET인 경우 여전히 NMOSFET의 수명이 PMOSFET의 수명에 비해 작지만, Thin MOSFET에서는 오히려 PMOSFET의 수명이 NMOSFET보다 작다는 것이다. 이러한 분석결과는 Charge pumping current 측정을 통해 간접적으로 확인하였다. 따라서 Nano-scale CMOSFET에서의 NMOSFET보다는 PMOSFET에 대한 Hot camel lifetime 감소에 관심을 기울여야 하며, Hot hole에 대한 연구가 진행되어야 한다고 할 수 있다.

Keywords

References

  1. S.wolf, 'Silicon Processing for the VLSI Era', LATTICE, pp.559-581, 1995
  2. C. Hu, S. C. Tam, F. C. Hsu, P. K. Ko, T. Y. Chan, K.W. Terrill, 'Hot-Electron-Induced MOSFET Degradation-Model, Monitor, and Improvement', IEEE Trans. on Electron Devices, vol. 32, pp.375-408, 1985 https://doi.org/10.1109/T-ED.1985.21952
  3. S. L. Jang, M. C. Hu, 'An Analytical Drain Current Model for Submicrometer and Deep Submicrometer MOSFET's', IEEE Trans. on Electron Devices, vol. 44, pp.1896-1902, 1997 https://doi.org/10.1109/16.641358
  4. S. G. Lee, J. M. Hwang, H. D. Lee, 'Experimental Evidence for Nonlucky Electron Model Effect in 0.15-m NMOSFETs', IEEE Trans. on Electron Devices, vol. 49, pp.1876-1881, 2002 https://doi.org/10.1109/TED.2002.804714
  5. T. Tsuchiya, Y. Okazaki, M. Miyake, T. Kobayashi, 'New Hot-carrier Degradation Mode and Lifetime Prediction Method in Quarter-Micrometer PMOSFET', IEEE Trans. on Electron Devices, vol. 39, pp.404-408, 1992 https://doi.org/10.1109/16.121700
  6. Z. J. Yang,F. J. Guarin, S. E. Rauch III, 'The interaction of hot electrons and hot holes on the degradation of P-channel metal oxide semiconductor field effect transistors', IEEE Conf. on Devices, Circuits and Systems, pp.D026-1 D026-3, 2002 https://doi.org/10.1109/ICCDCS.2002.1004038
  7. J. F. Chen, C. P. Tsao, T. -C. Ong, 'Enhanced Hot-Carrier Induced Degradation in pMOSFETs Stressed Under High Gate Voltage', IEEE Electron Devices Lett., vol. 19, pp.230-233, 2003
  8. C. Lin, S. Biesemans, L. K. Han, K. Houlihan, T. Schiml, K. Schruefer, C. Wann, J. Chen, R. Mahnkopf, 'Hot carrier Reliability for 0.13m CMOS Technology with Dual Gate Oxide Thickness', IEEE Electron Devices Meeting, IEDM Technical Digest. International, pp.135-138, 2000
  9. Y. Liang, W. Zhao, M. Z. Xu, C. H. Tan, 'A new charge-pumping measurement technique for lateral profiling of interface state and oxide charges in MOSFETs', Solid-State and Integrated-Circuit Technology, Proceedings. Conf., Vol. 2 pp.982-985, 2001
  10. Z. Chen, K. Hess, J. J. Lee,J. W. Lyding, E. Rosenbaum, I. Kizilyalli, S. Chetlur, 'Mechanism for hot-carrier induced interface trap generation in MOS transistors', IEEE Electron Devices Meeting, IEDM Technical Digest. International, pp.85-88, 1999 https://doi.org/10.1109/IEDM.1999.823852