• Journal of the Optical Society of Korea
• /
• 제18권5호
• /
• pp.569-573
• /
• 2014

We demonstrate a low-cost, superbly efficient way of etching for the nano-, and micro-sized pyramid patterns on (100)-oriented Si wafer surfaces for use as a patterned master. We show a way of producing functional optical films for the viewing angle direction brightness-enhancement of Lambertian LED (light emitting diode)/OLED (organic light emitting diode) planar lighting applications. An optimally formulated KOH (Potassium hydroxide) wet etching process enabled random-positioned, and random size-distributed (within a certain size range) pyramid patterns to be developed over the entire (100) silicon wafer substrates up to 8" and a simple replication process of master patterns onto the PC (poly-carbonate) and PMMA (poly-methyl methacrylate) films were performed. Haze ratio values were measured for several film samples exhibiting excellent values over 90% suitable for LED/OLED lighting purposes. Brightness was also improved by 13~14% toward the viewing angle direction. Computational simulations using LightTools$^{TM}$ were also carried out and turned out to be in strong agreement with experimental data. Finally, we could check the feasibility of fabricating low-cost, large area, high performance optical films for commercialization.

• 한국전기전자재료학회:학술대회논문집
• /
• 한국전기전자재료학회 2008년도 추계학술대회 논문집 Vol.21
• /
• pp.363-363
• /
• 2008

The development of dry etching process for sapphire wafer with plasma has been key issues for the opto-electric devices. The challenges are increasing control and obtaining low plasma induced-damage because an unwanted scattering of radiation is caused by the spatial disorder of pattern and variation of surface roughness. The plasma-induced damages during plasma etching process can be classified as impurity contamination of residual etch products or bonding disruption in lattice due to charged particle bombardment. Therefor, fine pattern technology with low damaged etching process and high etch rate are urgently needed. Until now, there are a lot of reports on the etching of sapphire wafer with using $Cl_2$/Ar, $BCl_3$/Ar, HBr/Ar and so on [1]. However, the etch behavior of sapphire wafer have investigated with variation of only one parameter while other parameters are fixed. In this study, we investigated the effect of pressure and other parameters on the etch rate and the selectivity. We selected $BCl_3$ as an etch ant because $BCl_3$ plasmas are widely used in etching process of oxide materials. In plasma, the $BCl_3$ molecule can be dissociated into B radical, $B^+$ ion, Cl radical and $Cl^+$ ion. However, the $BCl_3$ molecule can be dissociated into B radical or $B^+$ ion easier than Cl radical or $Cl^+$ ion. First, we evaluated the etch behaviors of sapphire wafer in $BCl_3$/additive gases (Ar, $N_2,Cl_2$) gases. The behavior of etch rate of sapphire substrate was monitored as a function of additive gas ratio to $BCl_3$ based plasma, total flow rate, r.f. power, d.c. bias under different pressures of 5 mTorr, 10 mTorr, 20 mTorr and 30 mTorr. The etch rates of sapphire wafer, $SiO_2$ and PR were measured with using alpha step surface profiler. In order to understand the changes of radicals, volume density of Cl, B radical and BCl molecule were investigated with optical emission spectroscopy (OES). The chemical states of $Al_2O_3$ thin films were studied with energy dispersive X-ray (EDX) and depth profile anlysis of auger electron spectroscopy (AES). The enhancement of sapphire substrate can be explained by the reactive ion etching mechanism with the competition of the formation of volatile $AlCl_3$, $Al_2Cl_6$ or $BOCl_3$ and the sputter effect by energetic ions.

• 한국마이크로전자및패키징학회:학술대회논문집
• /
• 한국마이크로전자및패키징학회 2000년도 Proceedings of 5th International Joint Symposium on Microeletronics and Packaging
• /
• pp.19-25
• /
• 2000

Dielectric polymer films produced from benzocyclobutene (BCB) formulations (CYCLOTENE＊ family resins) are known to possess many desirable properties for microelectronic applications; for example, low dielectric constant and dissipation factor, low moisture absorption, rapid curing on hot plate without reaction by-products, minimum shrinkage in curing process, and no Cu migration issues. Recently, BCB-based products for thick film applications have been developed, which exhibited excellent dissipation factor and dielectric constant well into the GHz range, 0.002 and 2.50, respectively. Derived from these properties, the applications are developed in: bumping/wafer level packaging, Ga/As chip ILD, optical waveguide, flat panel display, and lately in BCB-coated Cu foil for build-up board. In this paper, we review the relevant properties of BCB, then the application areas in bumping/wafer level packaging and BCB-coated Cu foil for build-up board.

• 한국정밀공학회지
• /
• 제19권1호
• /
• pp.196-203
• /
• 2002

Generally, non-uniformity and removal rate are important factors on measurements of both wafer and die scale. In this study, we verify the effects of the pressure and relative velocity on the results of the chemical mechanical polishing and the effect of pattern density on inter layer dielectric chemical mechanical polishing of patterned wafer. We suggest an appropriate modeling equation, transformed from Preston\`s equations which was used in glass polishing, and simulate the removal rate of patterned wafer in chemical mechanical polishing. Results indicate that the pressure and relative velocity are dominant factors for the chemical mechanical polishing and pattern density effects on removal rate of pattern wafers in die scale. The modeling is well agreed to middle and low density structures of the die. Actually, the die used in Fab. was designed to have an appropriate density, therefore the modeling will be suitable for estimating the results of ILD CMP.

• 반도체디스플레이기술학회지
• /
• 제4권4호
• /
• pp.13-17
• /
• 2005

The behavior of ozone in $NH_4OH$ was investigated to evaluate the solution as a cleaning chemical of the silicon wafer. The solubility of ozone in DI(Deionized) water increased as the oxygen flow-rate decreased and ozone generator power increased. Ozone in DI water showed solubility of 100 ppm or higher at room temperature. Ozone concentration was stabilized at the range of ${\pm}2ppm$ by controlling oxygen flow rate and ozone generator power. On the contrary, the solubility of ozone in $NH_4OH$ was very low and strongly depended on the concentration of $NH_4OH$ and pH. The redox potential of ozone was saturated within 10 minutes in DI water and decreased rapidly with the addition of $NH_4OH$. The behavior of ozone in $NH_4OH$ is well explained by redox potential calculation.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 1997년도 하계학술대회 논문집 C
• /
• pp.1280-1282
• /
• 1997

The oxynitride films were photo-chemically deposited by ArF(wave length: 193nm) excimer laser CVD used to excite and dissociate gas phases $Si_2H_6$, $N_2O$, and $NH_3$ molecules. We obtained various electrical properties when we varied wafer cleaning procedures consisted of a conventional RCA and a two-dip step[4]. The results show the films have low leakage currents and good TZDB properties. We also analyzed the composition of the oxynitride films which have homogeneous composition throughout the film.

• 마이크로전자및패키징학회지
• /
• 제21권1호
• /
• pp.31-39
• /
• 2014

최근 모바일 응용 제품에 사용되는 반도체 패키지는 고밀도, 초소형 및 다기능을 요구하고 있다. 기존의 웨이퍼 레벨 패키지(wafer level package, WLP)는 fan-in 형태로, I/O 단자가 많은 칩에 사용하기에는 한계가 있다. 따라서 팬 아웃 웨이퍼 레벨 패키지(fan-out wafer level package, FOWLP)가 새로운 기술로 부각되고 있다. FOWLP에서 가장 심각한 문제 중의 하나는 휨(warpage)의 발생으로, 이는 FOWLP의 두께가 기존 패키지에 비하여 얇고, 다이 레벨 패키지 보다 휨의 크기가 매우 크기 때문이다. 휨의 발생은 후속 공정의 수율 및 웨이퍼 핸들링에 영향을 미친다. 본 연구에서는 FOWLP의 휨의 특성과 휨에 영향을 미치는 주요 인자에 대해서 수치해석을 이용하여 분석하였다. 휨을 최소화하기 위하여 여러 종류의 epoxy mold compound (EMC) 및 캐리어 재질을 사용하였을 경우에 대해서 휨의 크기를 비교하였다. 또한 FOWLP의 주요 공정인 EMC 몰딩 후, 그리고 캐리어 분리(detachment) 공정 후의 휨의 크기를 각각 해석하였다. 해석 결과, EMC 몰딩 후에 발생한 휨에 가장 영향을 미치는 인자는 EMC의 CTE이며, EMC의 CTE를 낮추거나 Tg(유리천이온도)를 높임으로서 휨을 감소시킬 수 있다. 캐리어 재질로는 Alloy42 재질이 가장 낮은 휨을 보였으며, 따라서 가격, 산화 문제, 열전달 문제를 고려하여 볼 때 Alloy 42 혹은 SUS 재질이 캐리어로서 적합할 것으로 판단된다.

• 한국진공학회지
• /
• 제14권1호
• /
• pp.35-39
• /
• 2005

본 실험에서는 단위요소 사이에 채널을 갖는 Elementwise Patterned Stamp (이하 EPS)를 이용하여 싱글스탭 (single step)으로 4인치 웨이퍼를 임프린트 하는 공정을 수행하였다. 단위요소간의 간격이 3m인 EPS를 이용한 임프린트에서 50 - 100nm급의 패턴을 성공적으로 형성하였다. 그러나 임프린트 과정 중 EPS의 채널 부분에서 웨이퍼의 미소변형이 발생하여 단위요소의 미충전과 불균일한 잔여층이 형성되는 문제들이 발생하였다. 본 논문에서는 이러한 웨이퍼의 미소변형이 단위요소 충전과 패턴형성에 미치는 영향을 확인해 보기 위해 웨이퍼의 두께를 100 - 500㎛로 변화시켜가며 임프린트 실험을 수행하였고, 유한요소법(Finite Element Method, FEM)을 이용한 수치모사를 통하여 실험결과를 확인하였다. 또한 웨이퍼의 미소변형이 발생하는 또 다른 요인인 EPS의 채널 폭을 3mm, 2mm, 1mm로 변화시키며 수행한 수치모사를 통하여 안정된 임프린트 조건을 제시하였다.

• Journal of the Optical Society of Korea
• /
• 제5권3호
• /
• pp.83-89
• /
• 2001

Room temperature quasi-continuous operation is achieved near 1556 nm with threshold current as low as 2.2 mA from a 5.6-${\mu}{\textrm}{m}$ oxide-aperture vertical-cavity surface-emitting laser. Wafer fusion techniques are employed to combine the GaAs/AlGaAs mirror and the InP-based InGaAs/InGaAsP active layer. In this structure, an $Al_x/O_y$/GaAs distributed bragg reflector and intra-cavity contacts are used to reduce free carrier absorption.

• 한국전기전자재료학회:학술대회논문집
• /
• 한국전기전자재료학회 2005년도 하계학술대회 논문집 Vol.6
• /
• pp.120-122
• /
• 2005

An alumina membrane with nano-sized pore array by anodic oxidation using thin film aluminum deposited on silicon wafer was fabricated. It is important that the sample prepared by metal deposition method has a flat aluminum surface and a good adhesion between the silicon wafer and the thin film aluminum. The oxidation time was controlled by observation of current variation. While the oxalic acid with 0.2M was used for low voltage anodization under 100V, the chromic acid with 0.1M was used for high voltage anodization over 100V. The nano-sized pores with diameter of 60~120nm was obtained by low voltage anodization of 40~90V and those of 200~300nm was obtained by high voltage anodization of 120~160V. Finally, the sample was immersed to the phosphoric acid with 0.1M concentration to etching the barrier layer. The sample will be applied to electronic sensors, field emission display, and template for nano-structure.