• 한국정밀공학회:학술대회논문집
• /
• 한국정밀공학회 2008년도 춘계학술대회 논문집
• /
• pp.409-410
• /
• 2008

• 한국표면공학회지
• /
• 제30권6호
• /
• pp.391-399
• /
• 1997

To figure out wheher the tribological properties of a hras-coating layer can be imporved by ion implantatio, TiN-coated SKD 11 61 were implanted with nitrogen ion and their wear peoperties were examined systematically. The amount of nitrgen ione implanted on the coating layer was $2 \times 10^{15},\;10^{16},\;10^{17},\;and\;10^{18}\;ions/\textrm{cm}^2$, respectively. X-ray diffraction revealed theintensity of the peaks belong TiN tended to increase as the ion dose increased, which implied that the implantation promoted the formation of TiN in the coated later. Howeverthe hardensity of the specimens increased then decreased again as the ion dose increased, resulting in a obvious drop of the hardness for the ion does of $2 \times 10^{18}\;ions/\textrm{cm}^2$<\TEX>. While the adhesion of the coated layer of SKD 61 was excllent regrdless of the implatation, the adhesion of the later of SKD 11 was apparently improved by the implantation. The overall wear properties of SKD 11 was better than that of SKD 61, and the best result was yielded at the ion dose of $2 \times 10^{15}\;ions/\textrm{cm}^2$<\TEX>.

• 한국진공학회:학술대회논문집
• /
• 한국진공학회 2013년도 제45회 하계 정기학술대회 초록집
• /
• pp.155.2-155.2
• /
• 2013

Strain-relaxed SiGe layer on Si substrate has numerous potential applications for electronic and opto- electronic devices. SiGe layer must have a high degree of strain relaxation and a low dislocation density. Conventionally, strain-relaxed SiGe on Si has been manufactured using compositionally graded buffers, in which very thick SiGe buffers of several micrometers are grown on a Si substrate with Ge composition increasing from the Si substrate to the surface. In this study, a new plasma process, i.e., the combination of PIII&D and HiPIMS, was adopted to implant Ge ions into Si wafer for direct formation of SiGe layer on Si substrate. Due to the high peak power density applied the Ge sputtering target during HiPIMS operation, a large fraction of sputtered Ge atoms is ionized. If the negative high voltage pulse applied to the sample stage in PIII&D system is synchronized with the pulsed Ge plasma, the ion implantation of Ge ions can be successfully accomplished. The PIII&D system for Ge ion implantation on Si (100) substrate was equipped with 3'-magnetron sputtering guns with Ge and Si target, which were operated with a HiPIMS pulsed-DC power supply. The sample stage with Si substrate was pulse-biased using a separate hard-tube pulser. During the implantation operation, HiPIMS pulse and substrate's negative bias pulse were synchronized at the same frequency of 50 Hz. The pulse voltage applied to the Ge sputtering target was -1200 V and the pulse width was 80 usec. While operating the Ge sputtering gun in HiPIMS mode, a pulse bias of -50 kV was applied to the Si substrate. The pulse width was 50 usec with a 30 usec delay time with respect to the HiPIMS pulse. Ge ion implantation process was performed for 30 min. to achieve approximately 20 % of Ge concentration in Si substrate. Right after Ge ion implantation, ~50 nm thick Si capping layer was deposited to prevent oxidation during subsequent RTA process at $1000^{\circ}C$ in N2 environment. The Ge-implanted Si samples were analyzed using Auger electron spectroscopy, High-resolution X-ray diffractometer, Raman spectroscopy, and Transmission electron microscopy to investigate the depth distribution, the degree of strain relaxation, and the crystalline structure, respectively. The analysis results showed that a strain-relaxed SiGe layer of ~100 nm thickness could be effectively formed on Si substrate by direct Ge ion implantation using the newly-developed PIII&D process for non-gaseous elements.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 1991년도 추계학술대회 논문집 학회본부
• /
• pp.286-289
• /
• 1991

We simulated ion implantation and annealing condition of 1 ${\mu}m$ CMOS device using process simulator, SUPREM-II. In this simulation, optimal condition of ion implantation for symmetric threshold voltage determination of PMOS and NMOS region, junction depth and sheet resistance of source/drain region, impurity profile of each region are investigated. Ion implantation dose for 3 ${\mu}m$ N-well junction depth and symmetric threshold voltage of $|0.6|{\pm}0.1$ V were $1.9E12Cm^{-2}$(for phosphorus), $1.7E122Cm^{-2}$(for boron) respectively. Also annealing condition for dopant activation are examined about $900^{\circ}C$, 30 minutes. After final process step, N-well junction, P+ S/D junction and N+ S/D junction depth are calculated 3.16 ${\mu}m$, 0.45 ${\mu}m$ and 0.25 ${\mu}m$ respectively.

• 한국전기전자재료학회논문지
• /
• 제23권5호
• /
• pp.364-367
• /
• 2010

The dual ion-implantation trench edge termination techniques were investigated and optimized using a two-dimensional device simulator. By trenching the field ring site which would be dual implanted, a better blocking capability can be obtained. The results show that the p-n junction with dual implanted junction field-ring can accomplish nearly 20% increase of breakdown voltage in comparison with the conventional trench field-rings. The fabrication is relatively difficult. But the trench etched field ring with dual ion-implantation is surpassed for breakdown voltage and consume same area and extensive device simulations as well as qualitative analysis confirm these conclusions.

• 한국전기전자재료학회논문지
• /
• 제12권1호
• /
• pp.18-26
• /
• 1999

In this study, the undoped amorphous layers and phosphorus doped amorphous layers are fabricated using LPCVD at 531$^{\circ}C$ with SiH$_4$ gas or at same temperature with PH$_3$ gas during deposition, respectively. The thickness of deposited amorphous layer from this experiments was 5000 ${\AA}$. In this experiments, undoped amorphous layers are deposited with SiH$_4$and Si$_2$H$\_$6/ gas in a low pressure reactor using LPCVD. These amorphous layers can be doped for poly-silicon by phosphorus ion implantation. The experiments of this study are carried out by phosphorus ion implantation with energy 40 keV into P doped and undoped amorphous silicon layers. The distribution of phosphorus profiles are measured by SIMS(Cameca 6f). Recoiling effects and two dimensional profiles are also explained by comparisions of experimental and simulated data. Finally range moments of SIMS profiles are calculated and compared with simulation results.

• 한국표면공학회지
• /
• 제32권3호
• /
• pp.389-392
• /
• 1999

We employed cobalt-disilicide for high-speed logic devices. We prepared stable and low resistant $CoSi_2$ through typical fabrication process including wet cleaning and rapid thermal process (RTP). We sputtered 15nm thick cobalt on the wafer and performed RTP annealing 2 times to obtain 60nm thick $CoSi_2$. We observed spherical shape voids with diameter of 40nm in the surface and inside $CoSi_2$ layers. The voids resulted in taking over abnormal junction leakage current and contact resistance values. We report that the voids in $CoSi_2$ layers are resulted from surface pits during the ion implantation previous to deposit cobalt layer. Silicide reaction rate around pits was enhanced due to Gibbs-Thompson effects and the volume expansion of the silicidation of the flat active regime trapped dimples. We confirmed that keeping the buffer oxide layer during ion implantation and annealing the silicon surface after ion implantation were required to prevent void defects in CoSi$_2$ layers.

• Transactions on Electrical and Electronic Materials
• /
• 제13권4호
• /
• pp.188-191
• /
• 2012

This paper introduces a new method regarding deuterium incorporation in the gate dielectric including deuterium implantation and post-annealing at the back-end-of-the process line. The control device and the deuterium furnace-annealed device were also prepared for comparison with the implanted device. It was observed that deuterium implantation at a light dose of $1{\times}10^{12}-1{\times}10^{14}/cm^2$ at 30 keV reduced hot-carrier injection (HCI) degradation and negative bias temperature instability (NBTI) within our device structure due to the reduction in oxide charge and interface trap. Deuterium implantation provides a possible solution to enhance the bulk and interface reliabilities of the gate oxide under the electrical stress.

• 한국전기전자재료학회:학술대회논문집
• /
• 한국전기전자재료학회 2004년도 춘계학술대회 논문집 반도체 재료 센서 박막재료 전자세라믹스
• /
• pp.30-33
• /
• 2004

Shallow p+-n junctions were formed by low-energy ion implantation and dual-step annealing processes The dopant implantation was performed into the crystalline substrates using $BF_2$ ions. The annealing was performed with a rapid thermal processor and a furnace. FA+RTA annealing sequence exhibited better junction characteristics than RTA+FA thermal cycle from the viewpoint of junction depth. A new simulator is designed to model boron diffusion in silicon, which is especially useful for analyzing the annealing process subsequent to ion implantation. The model which is used in this simulator takes into account nonequilibrium diffusion, reactions of point defects, and defect-dopant pairs considering their charge states, and the dopant inactivation by introducing a boron clustering reaction. Using a resonable parameter values, the simulator covers not only the equilibrium diffusion conditions but also the nonequilibrium post-implantation diffusion. Using initial conditions and boundary conditions, coupled diffusion equation is solved successfully. The simulator reproduced experimental data successfully.

• Transactions on Electrical and Electronic Materials
• /
• 제9권6호
• /
• pp.231-236
• /
• 2008

B, P, and Cs ions were implanted with various parameters into silicon nitride layers prepared by LPCVD. In order to get the maximum impurity concentration at the silicon nitride surface, a high temperature oxide (HTO) buffer layers was deposited prior to the implantation. Alkali ion and pH sensing properties of the layers were investigated with an electrolyte-insulator-silicon (EIS) structure using high frequency capacitance-voltage (HF-CV) measurements. The ion sensing properties of implanted silicon nitrides were compared to those of as-deposited silicon nitride. Band Cs co-implanted silicon nitrides showed a pronounced difference in pH and alkali ion sensing properties compared to those of as-deposited silicon nitride. B or P implanted silicon nitrides in contrast showed similar ion sensitivities like those of as-deposited silicon nitride.