• 전력전자학회논문지
• /
• 제6권6호
• /
• pp.489-497
• /
• 2001

병렬로 구성되 UPS 사이에 파라미터 불일치에 따른 순환전류와 전압리플이 발생되어지는데, 이들은 전체 UPS 시스템의 고장 및 신뢰성 저하를 유발한다. 본 논문에서는 이러한 문제점들은 Double 위상동동기기와 능동 다중인 터페이스 리액터를 사용하여 해결하였다. 또한 ADSP21061을 사용하여 제어기를 디지털적으로 구현하였다.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 1996년도 하계학술대회 논문집 A
• /
• pp.372-375
• /
• 1996

In this paper, a new active interphase reactor for twelve-pulse diode rectifiers is proposed. The proposed system draws near sinusoidal currents from the utility. In this scheme, a low kVA(0.02 $P_o$ (PU)) active current source injects a triangular current into an interphase reactor of a twelve-pulse diode rectifier. The modification results in near sinusoidal input current with less than 1% THD. Experimental results are provided from a 208V, 10kVA rectifier system.

• 대한전자공학회논문지
• /
• 제24권4호
• /
• pp.658-666
• /
• 1987

In this paper, a new mehtod of reducing harmonics that involved in input AC line currents or in output DC voltage of the converter system is presented. which is due mainly to the quipment of 2-3 switching taps on interphase reactor. In case that the 3 tap method is applicable to conventional 12 pulse converter, it could not bring to an effect of reducing harmonics under firing angle 15\ulcorner To solve these problems, 24 pulse or 36 pulse converter is controlled by microprocessor. The former is performed in 2 tap method when \ulcorneris less than 15\ulcorner the latter in 3 tap method when it is more then 15\ulcorner Therefore the originality of this paper liea in microprocessor based equipment of the 2-3 switching taps on interphase reactor. I applied this method to the 12 pulse converter, and proved validity of that theoretically and experimentally.

• 전력전자학회:학술대회논문집
• /
• 전력전자학회 1998년도 Proceedings ICPE 98 1998 International Conference on Power Electronics
• /
• pp.276-280
• /
• 1998

This paper proposes a harmonic a harmonic reduction technique of the parallel-connected twelve-pulse thyristor rectifiers. The proposed system is an improvement over the diode rectifier system with an active interphase reactor [2]. In this scheme, a low KVA (0.15 Po (PU) ) active current source injects a triangular current into an interphase reactor of a twelve-pulse thyristor rectifier along the phase delay angle. The current injection results in near sinusoidal input current with less than 1% THD. Detailed analysis of the proposed scheme along scheme along with design equations is illustrated. Simulation results verify the concept.

• 한국조명전기설비학회:학술대회논문집
• /
• 한국조명전기설비학회 1995년도 추계학술발표회논문집
• /
• pp.105-109
• /
• 1995

In this paper, we persents a new PAM method without the input transformer for reducing harmonics in input AC line currents of converter. This system can reduce the harmonics like conventional 12-pulse converter. the dual bridge circuits are controlled with the shifted firing angle and connected 2 tap interphase reactor. the input current using 2 tap changing on interphase reactor is controlled with the different two values in order to make the input current waveform 12 pulses. The chracteristics of this system were confirmed through the computer simulation and the experiments.

• 대한전기학회논문지:전기기기및에너지변환시스템부문B
• /
• 제48권11호
• /
• pp.640-645
• /
• 1999

This paper proposes a new series-connected diode rectifier which draws sinusoidal input currents. The proposed rectifier system is configured by adding an auxiliary circuit to the conventional 12-pulse series-connected diode rectifier and employing a current injection technique. A low kVA($0.02P_{\circ}$(PU) ) active current source injects a triangular current into the interphase reactor of the diode rectifier. The current injection results in near sinusoidal input current from the utility with less than 1% THD. The resulting system is suitable for high voltage and high power applications. Experimental and simulation results are provided from a 220V, 3kVA prototype rectifier system.

• 대한전기학회논문지
• /
• 제37권1호
• /
• pp.25-32
• /
• 1988

In this paper, a new method for reducing harmonics in input AC line currents of converter is presented, which is due mainly to the equipment of 2-4 switching taps on interphase reactor. When this method is applicable to conventional 12 pulse converter, the 24 pulse converter, the 24 pulse or 48 pulse converter is controlled by firing angles. The former is performe in 2 tap method when less than 15 degrees, and the letter in 4tap method when more than 15 degrees. Therefore, the proposed method has the advantages of reducing harmonics in full range of control angle and comparison with the conventional 3 tap method. We proved the validity of that theoretically and experimentally.

• 전력전자학회:학술대회논문집
• /
• 전력전자학회 2001년도 전력전자학술대회 논문집
• /
• pp.506-509
• /
• 2001

A high power U.P.S system utilizing the parallel connection of low power U.P.S is developed. For the purpose of elimination the circular current between U.P.S.s, a digital circuit is employed. Furthermore a double phase synchronization and an interphase reactor are used to eliminate the circular current and the voltage ripples caused by the system parameter unbalances of parall connected U.P.S.s. The digital controller is implemented with ADSP21061 as aspect of a functional convenience.

• Nuclear Engineering and Technology
• /
• 제18권1호
• /
• pp.9-16
• /
• 1986

1984년 11월 14일 원자력 1호기에서 발생된 주급수 상실사고에 대한 계통의 열수력학적인 거동을 모의·해석하고, 발전소 실측자료와의 비교를 통하여 사용된 전산코드의 신뢰도를 평가하였다. 모의된 열수력학적 변수들은 발전소 실측자료와 비교적 잘 일치하였으나 원자로 트립시에 증기발생기 증기유량과 주 냉각재 계통 평균온도에 있어서 약간의 차이를 보였다. 이는 원자로 트립시 깎은 시간에 급격한 노심 출력의 감소로 인하여 열·수력학적 변수들에 큰 변화를 야기하여 발전소 실측자료가 과도상태에서의 불학실성을 내포하기 때문으로 예측되었다. 해석에 사용된 전산코드는 RELAP5/MOD1/CY018로부터 불합리한 oscillation을 일으키는 interphase drag 및 wall heat transfer model의 수정을 통하여 개발된 RELAP5/MOD1/NSC이다.

• Journal of Power Electronics
• /
• 제17권5호
• /
• pp.1349-1362
• /
• 2017

In order to further improve the harmonic suppression capability of conventional 12-pulse rectifiers, this paper proposes a low harmonic 12-pulse rectifier using an Active Inter-Phase Reactor (AIPR). Through a detailed analysis of the relationship between the input current, output current and circulating current of the DC side, the mechanism where the AC grid side current harmonics can be suppressed by the DC side circulating current is revealed. On this basis, an interleaved APFC controlled by a DSP is designed and used as an AIPR along with an interphase reactor. A simulation is carried out with MATLAB/Simulink and an experiment is performed on a 9-kVA prototype. The obtained results verify the feasibility and validity of the proposed approach. Compared with a traditional 12-pulse rectifier, the THD can be reduced to 1/5 of the original value, and the capacity of the AIPR is only 2% of the load power. Thus, it is suitable for high-power applications.