• 한국전자파학회논문지
• /
• 제22권5호
• /
• pp.522-527
• /
• 2011

본 논문에서는 54 GHz 대역의 위상 고정 루프에서 사용되기 위한 Ring 발진기를 이용한 3 분주 주입 동기 주파수 분주기(Injection-Locked Frequency Divider: ILFD)를 0.13-${\mu}M$ Si RFCMOS 공정을 이용하여 설계, 제작한 결과를 보인다. 1.8 V의 공급 전압에 대해서 buffer단을 포함하여 70 mW의 전력을 소비하며, 입력 신호가 없을 때 0~1.8 V의 varactor 조정 전압 범위에 대하여 18.92~19.31 GHz에서 자유 발진(free-running oscillation)을 하였다. 0 dBm의 입력 전력에 대해서 1.02 GHz(54.82~55.84 GHz)의 동기 범위(locking range)를 가지며 varactor 조정(0~1.8 V)을 포함한 동작 범위(operating range)는 약 2.4 GHz(54.82~57.17 GHz)를 보였다. 제작된 회로의 크기는 측정 pad를 포함하여 0.42 mm${\times}$0.6 mm이며, pad를 제외한 실제 동작 영역의 크기는 0.099 mm${\times}$0.056 mm이다.

• 제어로봇시스템학회:학술대회논문집
• /
• 제어로봇시스템학회 2005년도 ICCAS
• /
• pp.233-236
• /
• 2005

Phase noise in a phase-locked-loop (PLL) is unwanted and unavoidable. It is a main concern in oscillation system especially PLL. The phase noise is derived in term of power spectrum density by using a reliable phase noise model. There are four noise sources being considered in this paper, which are generated by reference oscillator, voltage controlled oscillator, filter, and main divider. The major concern for this paper is the noise from the filter. Two types of second order low pass filter are used in the PLL system. Applying the mathematical phase noise model, the output noises are compared. The total noise from the passive filter is lower than the active filter at the offset frequency range between 1 Hz to 33 kHz.

• Journal of information and communication convergence engineering
• /
• 제9권3호
• /
• pp.305-309
• /
• 2011

This paper proposes a new rotational frequency detector (RFD) for phase-locked loop (PLL) or clock and data recovery (CDR) applications for fast frequency acquisition. The proposed RFD uses the four states finite state machine (FSM) model to accelerate the frequency acquisition time. It is modeled and simulated with MATLAB Simulink. The functionalities of the proposed RFD are examined and the results are compared to those of a conventional RFD. The proposed RFD's frequency acquisition time is four times faster than that of a conventional one. The proposed RFD incorporated with a phase detector (PD) in PLL or CDR is expected to improve the frequency and phase acquisition performance later greatly.

• 전자공학회논문지
• /
• 제50권10호
• /
• pp.76-81
• /
• 2013

130nm CMOS 공정 라이브러리를 이용하여 125MHz로 동작하는 새로운 위상 주파수 검출기 기반 DPLL을 설계하였다. 이 DPLL은 중간 주파수대 응용을 위해 지터와 록 시간을 줄이려고 전형적인 DPLL에 반전 에지 검출기를 포함하고 있다. XOR 기반 반전 에지 검출기들은 출력을 보다 빨리 변화시키기 위하여 기준 신호보다 빠른 전이를 얻는데 사용된다. HSPICE 시뮬 레이터는 모의실험을 위해 Cadence환경에서 사용되었다. 제안된 위상 주파수 검출기를 가진 DPLL의 성능은 종래의 위상 주 파수 검출기를 가진 것의 성능과 비교하였다. 종래의 PLL은 약 0.1245 ns의 최대 지터를 가지고 록 하는데 최소 $2.144{\mu}s$가 걸린 반면에, 제안한 검출기를 가진 PLL은 약 0.1142 ns의 최대 지터를 가지고 록 하는데 $0.304{\mu}s$가 걸린다.

• 전기전자학회논문지
• /
• 제19권2호
• /
• pp.176-185
• /
• 2015

The study aims to a design hybrid frequency synthesizer in spectrum analyzer and to propose new techniques designed for evasion of in-band spurious. The study focuses on calculating the exact location of multiple phase locked loop of hybrid frequency synthesizer and spurious of direct digital synthesizer to evade in-band spurious outside of frequency range that the user wants to see and thereby simulating technique to improve input related spurious of spectrum analyzer for algorithm. The proposed technique is designed to calculate spurious evasion algorithm in central processing system when in-band spurious arises, and to move output frequency of DDS(direct digital synthesizer) into the place where no in-band spurious exists thereby improving performance of frequency synthesizer. The study used simulation and result representation to prove the effectiveness of the proposed technique.

• 한국전자파학회논문지
• /
• 제27권7호
• /
• pp.635-645
• /
• 2016

본 논문에서는 주파수 잠금회로(FLL: Frequency Locked Loop)를 이용하여 발진기의 위상잡음을 개선할 수 있음을 보였다. 1차적으로 헤어-핀 공진기를 이용하여 전압제어발진기(VCO)를 제작하였다. 제작된 VCO는 발진주파수 5 GHz에서 위상잡음을 측정한 결과, 1 kHz offset 주파수에서 -53.1 dBc/Hz를 보였다. 위상잡음을 개선하기 위하여, VCO에 5 GHz 공진기로 구성된 주파수 검출기(frequency detector), 루프 필터, 전위변환기(level shifter)를 이용 궤환회로를 구성, 주파수 잠금회로를 구성하였다. 제작된 주파수 잠금회로는 5 GHz의 주파수에서 발진하고, 1 kHz offset 주파수에서 -120.6 dBc/Hz의 위상잡음을 보였다. 따라서 주파수 잠금회로를 이용, VCO의 위상잡음을 획기적으로 약 67.5 dB 개선할 수 있음을 보였다. 또한, 얻어진 주파수 잠금회로를 이용한 발진기의 위상잡음 성능은 수정발진기의 위상잡음과 비견할만한 것이다.

• Journal of Communications and Networks
• /
• 제7권3호
• /
• pp.248-257
• /
• 2005

In this paper, we develop design procedures for carrier tracking loop for orthogonal frequency division multiplexing (OFDM) systems or other systems of blocked data. In such communication systems, phase error measurements are made infrequent enough to invalidate the traditional loop design methodology which is based on analog loop design. We analyze the degradation in the OFDM schemes caused by the tracking loop and show how the performance is dependent on the rms phase error, where we distinguished between the effect of the variance in the average phase over the symbol and the effect of the phase change over the symbol. We derive the optimal tracking loop including optional delay in the loop caused by processing time. Our solution is general and includes arbitrary phase noise apd additive noise spectrums. In order to guarantee a well behaved solution, we have to check the design against margin constraints subject to uncertainties. In case the optimal loop does not meet the required margin constraints subjected to uncertainties, it is shown how to apply a method taken from control theory to find a controller. Alternatively, if we restrict the solution to first or second order loops, we give a simple loop design procedure which may be sufficient in many cases. Extensions of the method are shown for using both pilot symbols and data symbols in the OFDM receiver for phase tracking. We compare our results to other methods commonly used in OFDM receivers and we show that a large improvement can be gained.

• 한국전자파학회:학술대회논문집
• /
• 한국전자파학회 2005년도 종합학술발표회 논문집 Vol.15 No.1
• /
• pp.191-196
• /
• 2005

A low-cost, high-performance 40 Gb/s clock recovery module using a phase-locked loop(PLL) for a 40 Gb/s optical receiver has been designed and implemented. It consists of a clock recovery circuit, a RF mixer and frequency discriminator for phase/frequency detection, a DR-VCO, a phase shifter, and a hold circuit. The recovered 40 GHz clock is synchronized with a stable 10 GHz DR-VCO. The clock stability and jitter characteristics of the implemented PLL-based clock recovery module has shown to significantly improve the performance of the conventional open-loop type clock recovery module with DR filter. The measured peak-to-peak RMS jitter is about 230 fs. When input signal is dropped, the 40 GHz clock is generated continuously by hold circuit. The implemented clock recovery module can be used as a low-cost and high-performance receiver module for 40 Gb/s commercial optical network.

• Journal of Power Electronics
• /
• 제15권1호
• /
• pp.216-226
• /
• 2015

Grid synchronization is one of the key techniques for the grid-connected power converters used in distributed power generation systems. In order to achieve fast and accurate grid synchronization, a new phase locked loop (PLL) is proposed on the basis of the complex filter matrixes (CFM) orthogonal signal generator (OSG) crossing-decoupling method. By combining first-order complex filters with relation matrixes of positive and negative sequence voltage components, the OSG is designed to extract specific frequency orthogonal signals. Then, the OSG mathematical model is built in the frequency-domain and time-domain to analyze the spectral characteristics. Moreover, a crossing-decoupling method is suggested to decouple the fundamental voltage. From the eigenvalue analysis point of view, the stability and dynamic performance of the new PLL method is evaluated. Meanwhile, the digital implementation method is also provided. Finally, the effectiveness of the proposed method is verified by experiments under unbalanced and distorted grid voltage conditions.

• 대한기계학회:학술대회논문집
• /
• 대한기계학회 2008년도 추계학술대회A
• /
• pp.1613-1616
• /
• 2008

A Transcutaneous Energy Transmission System (TET) has been developed for the wireless energy transmission with two magnetically coupled coils. A resonance circuit is used to raise the induced voltage and current of the secondary coil. Its resonance frequency depends on the internal resistance of circuit and the transferred energy. Because the transferred energy usually changes in wide range, the output voltage is unstable and the energy transferring efficiency decrease. A push-pull class E amplifier is usedto generate high frequency AC voltage. To maintain proper resonance frequency, the voltage output of the amplifier was continuously monitored and adjusted to the optimized resonance frequency. Because of its high frequency (370 kHz), a phase lockedloop circuit and a comparator are used to monitor the output waveform. The results of experimentaldata show that the PLL circuit can increase the transmission efficiency and stabilize the output voltage of TET.