Journal of information and communication convergence engineering

The Korea Institute of Information and Commucation Engineering (한국정보통신학회)
권호 표지
DOI QR코드

DOI QR Code

A Four State Rotational Frequency Detector for Fast Frequency Acquisition

  • Yeo, Hyeop-Goo (School of Information & Telecommunications, Hanshin University)
  • Received : 2011.05.11
  • Accepted : 2011.06.07
  • Published : 2011.06.30
Download PDF
⟨ Previous Next ⟩

Abstract

This paper proposes a new rotational frequency detector (RFD) for phase-locked loop (PLL) or clock and data recovery (CDR) applications for fast frequency acquisition. The proposed RFD uses the four states finite state machine (FSM) model to accelerate the frequency acquisition time. It is modeled and simulated with MATLAB Simulink. The functionalities of the proposed RFD are examined and the results are compared to those of a conventional RFD. The proposed RFD's frequency acquisition time is four times faster than that of a conventional one. The proposed RFD incorporated with a phase detector (PD) in PLL or CDR is expected to improve the frequency and phase acquisition performance later greatly.

Keywords

References

  1. D.G. Messerschmitt, "Frequency Detectors for PLL Acquisition in Timing and Carrier Recovery," IEEE Transactions on Communications, vol. com-27, no. 9, pp. 809-820, Sep. 1979.
  2. L. DeVito, J. Newton, R. Croughwell, J. Bulzacchelli, and F. Benkley, "A 52MHz and 155MHz Clock-Recovery PLL," ISSCC Dig. Tech. Papers, pp. 142-143, Feb. 1991.
  3. T.H. Lee, and J.F. Bulzacchelli, "A 155-MHz Clock Recovery Delay- and Phase-Locked Loop," IEEE Journal of Solid-State Circuits, vol. 27, no.12 pp. 1736-1746, Dec. 1992. https://doi.org/10.1109/4.173100
  4. B. Razavi, Design of Integrated Circuits for Optical Communications, McGraw-Hill, 2003.
  5. D. Dalton, K. Chai, E. Evans, M. Ferriss, D. Hitchcox, P. Murray, S. Selvanayagam, P. Shepherd, and L. DeVito, "A 12.5-Mb/s to 2.7-Gb/s Continuous-Rate CDR With Automatic Frequency Acquisition and Data-Rate Readback," IEEE Journal of Solid-State Circuits, vol. 40, no.12 pp. 2713-2725, Dec. 2005. https://doi.org/10.1109/JSSC.2005.856577