• Title/Summary/Keyword: electronic buffer

Search Result 525, Processing Time 0.037 seconds

Impact of playout buffer dynamics on the QoE of wireless adaptive HTTP progressive video

  • Xie, Guannan;Chen, Huifang;Yu, Fange;Xie, Lei
    • ETRI Journal
    • /
    • v.43 no.3
    • /
    • pp.447-458
    • /
    • 2021
  • The quality of experience (QoE) of video streaming is degraded by playback interruptions, which can be mitigated by the playout buffers of end users. To analyze the impact of playout buffer dynamics on the QoE of wireless adaptive hypertext transfer protocol (HTTP) progressive video, we model the playout buffer as a G/D/1 queue with an arbitrary packet arrival rate and deterministic service time. Because all video packets within a block must be available in the playout buffer before that block is decoded, playback interruption can occur even when the playout buffer is non-empty. We analyze the queue length evolution of the playout buffer using diffusion approximation. Closed-form expressions for user-perceived video quality are derived in terms of the buffering delay, playback duration, and interruption probability for an infinite buffer size, the packet loss probability and re-buffering probability for a finite buffer size. Simulation results verify our theoretical analysis and reveal that the impact of playout buffer dynamics on QoE is content dependent, which can contribute to the design of QoE-driven wireless adaptive HTTP progressive video management.

A 32-Gb/s Inductorless Output Buffer Circuit with Adjustable Pre-emphasis in 65-nm CMOS

  • Tanaka, Tomoki;Kishine, Keiji;Tsuchiya, Akira;Inaba, Hiromi;Omoto, Daichi
    • IEIE Transactions on Smart Processing and Computing
    • /
    • v.5 no.3
    • /
    • pp.207-214
    • /
    • 2016
  • Optical communication systems are rapidly spread following increases in data traffic. In this work, a 32-Gb/s inductorless output buffer circuit with adjustable pre-emphasis is proposed. The proposed circuit consists of an output buffer circuit and an emphasis circuit. The emphasis circuit emphasizes the high frequency components and adds the characteristics of the output buffer circuit. We proposed a design method using a small-signal equivalent-circuit model and designed the compensation characteristics with a 65-nm CMOS process in detail using HSPICE simulation. We also realized adjustable emphasis characteristics by controlling the voltage. To confirm the advantages of the proposed circuit and the design method, we fabricated an output buffer IC with adjustable pre-emphasis. We measured the jitter and eye height with a 32-Gb/s input using the IC. Measurement results of double-emphasis showed that the jitter was 14% lower, and the eye height was 59% larger than single-emphasis, indicating that our proposed configuration can be applied to the design of an output buffer circuit for higher operation speed.

Fast NAND Flash Memory System for Instruction Code Execution

  • Jung, Bo-Sung;Kim, Cheong-Ghil;Lee, Jung-Hoon
    • ETRI Journal
    • /
    • v.34 no.5
    • /
    • pp.787-790
    • /
    • 2012
  • The objective of this research is to design a high-performance NAND flash memory system containing a buffer system. The proposed instruction buffer in the NAND flash memory consists of two parts, that is, a fully associative temporal buffer for temporal locality and a fully associative spatial buffer for spatial locality. A spatial buffer with a large fetching size turns out to be effective for serial instructions, and a temporal buffer with a small fetching size is devised for branch instructions. Simulation shows that the average memory access time of the proposed system is better than that of other buffer systems with four times more space. The average miss ratio is improved by about 70% compared with that of other buffer systems.

A study on TCR characteristic of $TaN/Al_{2}O_{3}$ thin film resistors ($TaN/Al_{2}O_{3}$ 박막 저항소자 개발에 관한 연구)

  • Kim, I.S.;Cho, Y.R.;Min, B.K.;Song, J.S.
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2002.05b
    • /
    • pp.82-85
    • /
    • 2002
  • In recent years, the tantalum nitride(TaN) thin-film has been developed for the electronic resistor and capacitor. In this papers, this study presents the surface profile and sheet-resistance property relationship of reactive-sputtered TaN thin film resistor processed by buffer of Ti and Cr on alumina substrate. The TCR properties of the TaN films were discussed in terms of reactive gas ratio, ratio of nitrogen, crystallization and thin films surface morphology due to annealing temperature. It is clear that the TaN thin-films resistor electrical properties are low TCR related with it's buffer layer condition. Ti buffer layer thin film resistor having a good thermal stability and lower TCR properties then Cr buffer expected for the application to the dielectric material of passive component.

  • PDF

Efficient Organic Light-emitting Diodes using Hole-injection Buffer Layer

  • Chung, Dong-Hoe;Kim, Sang-Keol;Lee, Joon-Yng;Hong, Jin-Woong;Cho, Hyun-Nam;Kim, Young-Sik;Kim, Tae-Wan
    • Journal of Information Display
    • /
    • v.4 no.1
    • /
    • pp.29-33
    • /
    • 2003
  • We have investigated the effects of hole-injection buffer layer in organic light-emitting diodes using copper phthalocyanine (CuPc), poly(vinylcarbazole)(PVK), and Poly(3,4-ethylene dioxythiophene):poly(styrenesulfonate) (PEDOT: PSS) in a device structure of $ITO/bufferr/TPD/Alq_3/Al$. Polymer PVK and PEDOT:PSS buffer layer were produced using the spin casting method where as the CuPc layer was produced using thermal evaporation. Current-voltage characteristics, luminance-voltage characteristics and efficiency of device were measured at room temperature at various a thickness of the buffer layer. We observed an improvement in the external quantum efficiency by a factor of two, four, and two and half when the CuPc, PVK, and PEDOT:PSS buffer layer were used, respectively. The enhancement of the efficiency is assumed to be attributed to the improved balance of holes and elelctrons resulting from the use of hole-injection buffer layer. The CuPc and PEDOT:PSS layer function as a hole-injection supporter and the PVK layer as a hole-blocking one.

Effect of SiO2 Buffer Layer Thickness on the Device Reliability of the Amorphous InGaZnO Pseudo-MOS Field Effect Transistor (SiO2 완충층 두께에 따른 비정질 InGaZnO Pseudo-MOS Field Effect Transistor의 신뢰성 평가)

  • Lee, Se-Won;Hwang, Yeong-Hyeon;Cho, Won-Ju
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.25 no.1
    • /
    • pp.24-28
    • /
    • 2012
  • In this study, we fabricated an amorphous InGaZnO pseudo-MOS transistor (a-IGZO ${\Psi}$-MOSFET) with a stacked $Si_3N_4/SiO_2$ (NO) gate dielectric and evaluated reliability of the devices with various thicknesses of a $SiO_2$ buffer layer. The roles of a $SiO_2$ buffer layer are improving the interface states and preventing degradation caused by the injection of photo-created holes because of a small valance band offset of amorphous IGZO and $Si_3N_4$. Meanwhile, excellent electrical properties were obtained for a device with 10-nm-thick $SiO_2$ buffer layer of a NO stacked dielectric. The threshold voltage shift of a device, however, was drastically increased because of its thin $SiO_2$ buffer layer which highlighted bias and light-induced hole trapping into the $Si_3N_4$ layer. As a results, the pseudo-MOS transistor with a 20-nm-thick $SiO_2$ buffer layer exhibited improved electrical characteristics and device reliability; field effective mobility(${\mu}_{FE}$) of 12.3 $cm^2/V{\cdot}s$, subthreshold slope (SS) of 148 mV/dec, trap density ($N_t$) of $4.52{\times}1011\;cm^{-2}$, negative bias illumination stress (NBIS) ${\Delta}V_{th}$ of 1.23 V, and negative bias temperature illumination stress (NBTIS) ${\Delta}V_{th}$ of 2.06 V.

Comparison of stabilities in carbon nanotubes grown on a submicron-sized tip in terms of various buffer and catalyst materials (미세크기 팁 위에 성장된 탄소 나노튜브의 완충막 및 촉매 금속에 따른 안정성 비교)

  • Kim, Jong-Pil;Kim, Young-Kwang;Park, Chang-Kyun;Park, Jin-Seok
    • Proceedings of the KIEE Conference
    • /
    • 2008.07a
    • /
    • pp.1224-1225
    • /
    • 2008
  • The results of the experiment that was conducted on the electron emission property and the long-term stability of the emission current in various carbon nanotubes (CNTs)-based field emitters with a CNT/catalyst/buffer/W-tip configuration are presented herein. CNT-based field emitters were fabricated by varying the (TiN, Al/Ni/TiN) buffer layer and the (Ni, Co) catalyst material. This study aimed to elucidate how the buffer layers and catalyst materials affect the structural properties of CNTs and the long-term stability of CNT emitters. Raman spectroscopy, field emission SEM, and high-resolution TEM were used to analyze the crystalline structure, surface morphologies, and nanostructures of all the grown CNTs. X-ray photoelectron spectroscopy (XPS) was used to monitor the chemical bonds of all the buffer layers and catalysts. Electron emission measurement and a long-term (up to 40h) stability test were carried out using a compactly designed field emission measurement system.

  • PDF

Properties of ZnO Thin Films Using ZnO Buffer Layer (ZnO 완충층을 이용하여 증착시킨 ZnO 박막의 특성)

  • 방규현;황득규;이동희;오민석;최원국
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2001.07a
    • /
    • pp.224-227
    • /
    • 2001
  • ZnO buffer layers were used to grow ZnO films on c-plane sapphire substrates. The role of ZnO buffer layers in the growth of ZnO thin films on sapphire substrates was investigated by scanning electron microscopy, X-ray diffraction, and Photolumminescence(PL) measurements. At the optimized ZnO buffer layer thickness of 100 $\AA$, FWHM of $\theta$ -rocking curve of ZnO thin films was minimized to 0.73 degrees and room temperature PL spectra showed that deep level emission was not hardly seen. The optimization of the ZnO buffer layer thickness resulted in improvements of the surface morphology and crystalline quality of ZnO thin films.

  • PDF

Properties of IZTO Thin Films on Glass with Different Thickness of SiO2 Buffer Layer

  • Park, Jong-Chan;Kang, Seong-Jun;Yoon, Yung-Sup
    • Journal of the Korean Ceramic Society
    • /
    • v.52 no.4
    • /
    • pp.290-293
    • /
    • 2015
  • The properties of the IZTO thin films on the glass were studied with a variation of the $SiO_2$ buffer layer thickness. $SiO_2$ buffer layers were deposited by plasma-enhanced chemical vapor deposition (PECVD) on the glass, and the In-Zn-Tin-Oxide (IZTO) thin films were deposited on the buffer layer by RF magnetron sputtering. All the IZTO thin films with the $SiO_2$ buffer layer are shown to be amorphous. Optimum $SiO_2$ buffer layer thickness was obtained through analyzing the structural, morphological, electrical, and optical properties of the IZTO thin films. As a result, the IZTO surface roughness is 0.273 nm with a sheet resistance of $25.32{\Omega}/sq$ and the average transmittance is 82.51% in the visible region, at a $SiO_2$ buffer layer thickness of 40 nm. The result indicates that the uniformity of surface and the properties of the IZTO thin film on the glass were improved by employing the $SiO_2$ buffer layer and the IZTO thin film can be applied well to the transparent conductive oxide for display devices.

Effect of ZnO buffer layer on the property of ZnO thin film on $Al_{2}O_{3}$ substrate (사파이어 기판 위에 증착된 ZnO 박막 특성에 대한 ZnO 버퍼층의 영향)

  • Kim, Jae-Won;Kang, Jeong-Seok;Kang, Hong-Seong;Lee, Sang-Yeol
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2003.04a
    • /
    • pp.140-142
    • /
    • 2003
  • ZnO thin films are demanded for device applications, so ZnO buffer layer was used to improve for good properties of ZnO thin film. In this study, the structural, electrical and optical properties of ZnO thin films deposited with various buffer thickness was investigated by X-ray diffraction (XRD), Hall measurements, Photoluminescence(PL). ZnO buffer layer and ZnO thin films on sapphire($Al_{2}O_{3}$) substrate have been deposited $200^{\circ}C$ and $400^{\circ}C$ respectively by pulsed laser deposition. It is observed the variety of lattice constant of ZnO thin film by (101) peak position shift with various buffer thickness. It is founded that ZnO thin film with buffer thickness of 20 nm was larger resistivity of 200 factor and UV/visible of 2.5 factor than that of ZnO thin films without buffer layer. ZnO thin films with buffer thickness of 20 nm have shown the most properties.

  • PDF