• Current Optics and Photonics
• /
• 제1권2호
• /
• pp.113-117
• /
• 2017

With the increasing use of high-power laser diode bars (LDBs) and stacked LDBs, the issue of thermal control has become critical, as temperature is related to device efficiency and lifetime, as well as to beam quality. To improve the thermal resistance of an LDB set, we propose and analyze a bypass heat sink with a top canopy structure for an LDB set, instead of adopting a thick submount. The thermal bypassing in the top-canopy structure is efficient, as it avoids the cross-sectional thermal saturation that may exist in a thick submount. The efficient thickness range of the submount in a typical LDB set is guided by the thermal resistance as a function of thickness, and the simulated bypassing efficiency of a canopy is higher than a simple analytical prediction, especially for thinner canopies.

• 한국지진공학회:학술대회논문집
• /
• 한국지진공학회 1998년도 춘계 학술발표회 논문집 Proceedings of EESK Conference-Spring 1998
• /
• pp.196-203
• /
• 1998

Viscoelastic dampers have been successfully applied to building structures for reduction of vibration induced by wind or earthquakes. But accurate estimation of responses of building structures with viscoelastic dampers is very difficult, because the properties of viscoelastic damper is dependent on temperature and frequency of vibration. For efficient control of building vibration, required damping of viscoelastic damping device need be estimated and dynamic analysis method which can estimate the response of building structure with viscoelastic damper system is indispensable. In this paper, an efficient dynamic analysis method of a building structure with viscoelastic dampers is proposed. Efficiency and accuracy of the proposed method are verified comparing analytic results with shaking table test results using reduced building models.

• JSTS:Journal of Semiconductor Technology and Science
• /
• 제11권4호
• /
• pp.318-328
• /
• 2011

Stage-level reconfigurable chip multiprocessor (CMP) aims to achieve highly reliable and fault tolerant computing by using interwoven pipeline stages and on-chip interconnect for communicating with each other. The existing crossbar-switch based stage-level reconfigurable CMPs offer high reliability at the cost of significant area/power overheads. These overheads make realizing large CMPs prohibitive due to the area and power consumed by heavy interconnection networks. On other hand, area/power-efficient architectures offer less reliability and inefficient stage-level resource utilization. In this paper, I propose a hierarchical multiplexing interconnection structure in lieu of crossbar interconnect to design area/power-efficient stage-level reconfigurable CMP. The proposed approach is able to keep the reliability offered by the crossbar-switch while reducing the area and power overheads. Experimental results show that the proposed approach reduces area by up to 21% and power by up to 32% when compared with the crossbar-switch based interconnection network.

• 산업기술연구
• /
• 제14권
• /
• pp.101-107
• /
• 1994

This study is to investigate harbor oscillation phenomenon according to combination of the wall structures by model experiment in a three dimensional wave basin. Six different types of wall combination were chosen through combination of erect wall, erect dissipation block, and sand beach, wave height at selected points in the harbor were measured by electronic wave gage. Test results show that the wall structure composed solely of erect walls showed generally highest harbor oscillation. Since natural beach shows lower reflection than erect dissipation block do, we thought it would be more efficient to use natural beach for improved harbor oscillation. The result showed, however, that the erect dissipation block are more efficient than natural beach to attain less harbor oscillation. The reason seens that the erect dissipation blocks have better capability to control breaking wave on the surface of the structure.

• Journal of electromagnetic engineering and science
• /
• 제1권1호
• /
• pp.63-66
• /
• 2001

In order to derive simple and accurate closed-form spatial Greep’s functions for the thick microstrip substrate, an efficient method based on the two-level approach, which circumvents the burdensome steps (i.e., without necessity of extraction of quasi-static contributions and subsequent determination of approximation parameters) in the previous complex image method, is considered in conjunction with the use of the original Prony`s method. The present method is observed to give more accurate results for the evaluation of the Green`s functions over wider frequency range independently of the source-to-field distances than the previous method.

• 한국전산구조공학회:학술대회논문집
• /
• 한국전산구조공학회 2000년도 가을 학술발표회논문집
• /
• pp.307-314
• /
• 2000

A parallel condensation algorithm for efficient dynamic analysis of three-dimensional large-scale structures is presented. The algorithm is developed for a user-friendly and cost effective high-performance computing system on a collection of Pentium processors connected via a 100 Mb/s Ethernet LAN. To harness the parallelism in the computing system effectively, a large-scale structure is partitioned into a number of substructures equal to the number of computers in the computing system Then, for reduction in the size of an eigenvalue problem the computations required for static condensation of each substructure is processed concurrently on each slave computer. The performance of th proposed parallel algorithm is demonstrated by applying to dynamic analysis of a three dimensional structure. The results show that how the parallel algorithm facilitates the efficient use of a small number of low-cost personal computers for dynamic analysis of large-scale structures.

• 한국정보전자통신기술학회논문지
• /
• 제4권4호
• /
• pp.278-285
• /
• 2011

본 논문에서는 DVB-S2 표준안에서 권고되고 있는 irregular LDPC 부호의 다양한 부호화율에서 부호화 방식 및 복호화 방식에 대해 살펴보고 이에 대한 성능분석을 하였다. 또한 이의 구현에 있어서 효율적인 메모리 할당 및 이에 따른 구현 방법에 대해 연구하였다. LDPC 복호기를 구현하는 방안에는 직렬, 부분병렬, 완전병렬 방식이 있으며, 부분병렬방식이 하드웨어 복잡도와 복호속도를 절충하는 방안이다. 따라서 본 논문에서는 부분병렬 구조를 기반으로 하는 LDPC 복호기의 메모리 설계에서 효율적인 체크노드, 비트노드, LLR 메모리의 구조를 제안하고저 한다.

• 대한산업공학회지
• /
• 제40권4호
• /
• pp.428-434
• /
• 2014

Dry docks are used to repair warships or Merchant ships based on their life cycles. There are the certain number of dry docks in the ROK Navy, However, the ROK Navy force structure has been changing a lot since the Korean War. The focus of this study is to analyze the queueing problem regarding present dry docks capacities and to forecast the appropriate number of dry docks based on future naval ship structure. The study proposes to obtain an efficient dry dock size using queueing problem and simulation.

• Journal of information and communication convergence engineering
• /
• 제3권1호
• /
• pp.49-55
• /
• 2005

This study is to suggest a visualization technique to display the relations of associated data in an optimal way when trying to display the whole data on a limited space by dealing with a large amount of data with linked information. For example, if you track an IP address through several steps and display the data on a screen, or if you visualize the human gene information on a 3-dimensional space, then it becomes even easier to understand the data flow in such cases. In order to simulate the technique given in this study, the given algorithm was applied to a large number of nodes made in a random fashion to optimize the data and we visually observed the result. According to the result, the technique given in this study is more efficient than any previous method in terms of visualization and utilizing space and allows to more easily understand the whole structure of a node because it consists of sub-groups.

• Structural Engineering and Mechanics
• /
• 제10권6호
• /
• pp.603-619
• /
• 2000

Analysis of a framed structure for vertical vibration requires a lot of computational efforts because large number of degrees of freedom are generally involved in the dynamic responses. This paper presents an efficient modeling technique for vertical vibration utilizing substructuring technique and super elements. To simplify the modeling procedure each floor in a structure is modeled as a substructure. Only the vertical translational degrees of freedom are selected as master degrees of freedom in the inside of each substructure. At the substructure-column interface, horizontal and rotational degrees of freedom are also included considering the compatibility condition of slabs and columns. For further simplification, the repeated parts in a substructure are modeled as super elements, which reduces computation time required for the construction of system matrices in a substructure. Finally, the Guyan reduction technique is applied to enhance the efficiency of dynamic analysis. In numerical examples, the efficiency and accuracy of the proposed method are demonstrated by comparing the response time histories and the analysis time.