• 제목/요약/키워드: dynamic biasing

검색결과 12건 처리시간 0.024초

Slew-Rate Enhanced Low-Dropout Regulator by Dynamic Current Biasing

  • Jeong, Nam Hwi;Cho, Choon Sik
    • Journal of electromagnetic engineering and science
    • /
    • 제14권4호
    • /
    • pp.376-381
    • /
    • 2014
  • We present a CMOS rail-to-rail class-AB amplifier using dynamic current biasing to improve the delay response of the error amplifier in a low-dropout (LDO) regulator, which is a building block for a wireless power transfer receiver. The response time of conventional error amplifiers deteriorates by slewing due to parasitic capacitance generated at the pass transistor of the LDO regulator. To enhance slewing, an error amplifier with dynamic current biasing was devised. The LDO regulator with the proposed error amplifier was fabricated in a $0.35-{\mu}m$ high-voltage BCDMOS process. We obtained an output voltage of 4 V with a range of input voltages between 4.7 V and 7 V and an output current of up to 212 mA. The settling time during line transient was measured as $9{\mu}s$ for an input variation of 4.7-6 V. In addition, an output capacitor of 100 pF was realized on chip integration.

Floating Inverter Amplifiers with Enhanced Voltage Gains Employing Cross-Coupled Body Biasing

  • Jae Hoon Shim
    • 센서학회지
    • /
    • 제33권1호
    • /
    • pp.12-17
    • /
    • 2024
  • Floating inverter amplifiers (FIAs) have recently garnered considerable attention owing to their high energy efficiency and inherent resilience to input common-mode voltages and process-voltage-temperature variations. Since the voltage gain of a simple FIA is low, it is typically cascaded or cascoded to achieve a higher voltage gain. However, cascading poses stability concerns in closed-loop applications, while cascoding limits the output swing. This study introduces a gain-enhanced FIA that features cross-coupled body biasing. Through simulations, it is demonstrated that the proposed FIA designed using a 28-nm complementary metal-oxide-semiconductor technology with a 1-V power supply can achieve a high voltage gain (> 90 dB) suitable for dynamic open-loop applications. The proposed FIA can also be used as a closed-loop amplifier by adjusting the amount of positive feedback due to the cross-coupled body biasing. The capability of achieving a high gain with minimum-length devices makes the proposed FIA a promising candidate for low-power, high-speed sensor interface systems.

A Novel Adaptive Biasing Scheme for CMOS Op-Amps

  • Kurkure Girish;Dutta Aloke K.
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • 제5권3호
    • /
    • pp.168-172
    • /
    • 2005
  • In this paper, we present a new adaptive biasing scheme for CMOS op-amps. The designed circuit has been used in an Operational Transconductance Amplifier (OTA) with ${\pm}1$ V power supply, and it has improved the positive and negative slew rates from 2.92 V/msec to 1242 V/msec and from 1.56 V/msec to 133 V/msec respectively, while maintaining all the small-signal performance parameter values the same as that without adaptive biasing (as expected), however, there was a marginal decrease of the dynamic range. The most useful features of the proposed circuit are that it uses a very low number of components (thus not creating severe area penalty) and requires only 25 nW of extra stand-by power.

주파수 천이를 이용한 광무선 시스템에서 EOM의 바이어스 방식에 따른 광링크 성능 분석 (Optic Link Performances on EOM′s Biasing in Fiber-radio System)

  • 오세혁;양훈기;최영완
    • 대한전자공학회논문지SD
    • /
    • 제38권2호
    • /
    • pp.128-136
    • /
    • 2001
  • 본 논문은 주파수 천이를 적용시킨 광무선(fiber-radio)시스템의 광링크부에 대한 성능분석을 한다. 제시된 광링크부는 CS(control station)에서 얻어진 밀리미터파 대역 광파일럿톤(optical pilot tone)이 하향링크뿐 아니라 상향링크에도 공급되도록 하여 BS(base station)의 구조를 간단히 하였다. 광파일럿톤을 얻기 위해 CS의 EOM(electro-optic modulator)을 MAB(maximum bias), MIB(minimum bias), QB(quadrature bias)로 바이어스를 달리할 수 있으며 각각의 경우에 따라 링크의 성능을 분석한다. 분석은 레이저 광원의 전력이 일정한 경우와 PD(photo detector)에 수신되는 광 DC 전력이 일정한 경우에 대해서 행하여지며 각 경우에 대해서 최적의 하향링크 CNR 및 상향링크 SFDR(spurious free dynamic range)을 얻기 위해 효과적인 바이어스 방식을 제시한다

  • PDF

평판 상의 결함진단을 위한 신개념 자기변형 트랜스듀서의 개발 (Development of a new concept magnetostrictive transducer for damage detection of plate structures)

  • 이현수;이호철;이주승;김윤영
    • 한국소음진동공학회:학술대회논문집
    • /
    • 한국소음진동공학회 2008년도 춘계학술대회논문집
    • /
    • pp.566-568
    • /
    • 2008
  • An E-OPMT(Electronically-controllable OPMT) was developed as an alternative of OPMT which could adjust the direction of the generated guided waves in a plate manually. The key idea of controlling the wave direction electronically is based on a few sets of axisymmetric figure-of-eight coils and the magnet which is located for making static omni-directionally biasing magnetic field over the patch. However, in order to explain wave phenomenon generated by this transducer, a new approach is required because there are various combinations between static biasing magnetic field and dynamic actuating magnetic field on the patch, not similar to OPMT. In this paper, the experiments were performed to understand characteristics of E-OPMT and the new theoretical analysis was set up for explaining the result.

  • PDF

Cross Type Domain in Exchange-Coupled NiO/NiFe Bilayers

  • Hwang, D.G;Kim, J.K;Lee, S.S;Gomez, R.D
    • Journal of Magnetics
    • /
    • 제7권1호
    • /
    • pp.9-13
    • /
    • 2002
  • The dependences of microscopic magnetic domain on film thickness in unidirectional and isotropic exchange-coupled NiO/NiFe bilayers were investigated by magnetic force microscopy to better understand for exchange biasing. As NiO thickness increases, microscopic domain structure of unidirectional biased film changed to smaller and more complicated domains. However, for isotropic-coupled film a new cross type domain appeared with out-of plane magnetization orientation. The density of the cross domain is proportional to exchange biasing fields and the fact that the domain was originated by the strongest exchange coupling region was confirmed from the dynamic domain configuration during a magnetization cycle.

체내 이식 기기용 표준 CMOS 고전압 신경 자극 집적 회로 (A High-Voltage Compliant Neural Stimulation IC for Implant Devices Using Standard CMOS Process)

  • 알피안 압디;차혁규
    • 전자공학회논문지
    • /
    • 제52권5호
    • /
    • pp.58-65
    • /
    • 2015
  • 본 논문에서는 신경 관련 인공 전자기기를 위한 신경 자극 집적회로를 $0.18-{\mu}m$ 표준 CMOS 반도체 공정을 이용하여 설계하였다. 제안 된 신경 자극 회로는 12.8-V 전원을 사용하면서 $10-k{\Omega}$의 부하에 최대 1 mA의 전류까지 전달이 가능하다. 표준 CMOS 공정 기술로 구현을 위해서 저전압 트랜지스터만을 이용하여 설계를 하였고, 고전압에서의 안정적인 동작을 위하여 트랜지스터 스태킹 기술을 적용하였다. 또한, 신경 자극 동작 후 전하 잔여량이 남아 있지 않도록 active charge balancing회로를 포함하였다. 제안 된 단일 채널 자극 집적회로의 경우 디지털-아날로그 변환기, 전류 출력 드라이버, 레벨 시프터, 디지털 제어 부분, 그리고 active charge balancing 회로까지 모두 포함하여 전체 칩 레이아웃 면적은 $0.13mm^2$을 차지하며, 다중 채널 방식의 신경 자극 기능의 체내 이식용 인공 전자기기 시스템에 적용을 하는데 적합하다.

Wide Dynamic Range CMOS Image Sensor with Adjustable Sensitivity Using Cascode MOSFET and Inverter

  • Seong, Donghyun;Choi, Byoung-Soo;Kim, Sang-Hwan;Lee, Jimin;Shin, Jang-Kyoo
    • 센서학회지
    • /
    • 제27권3호
    • /
    • pp.160-164
    • /
    • 2018
  • In this paper, a wide dynamic range complementary metal-oxide-semiconductor (CMOS) image sensor with the adjustable sensitivity by using cascode metal-oxide-semiconductor field-effect transistor (MOSFET) and inverter is proposed. The characteristics of the CMOS image sensor were analyzed through experimental results. The proposed active pixel sensor consists of eight transistors operated under various light intensity conditions. The cascode MOSFET is operated as the constant current source. The current generated from the cascode MOSFET varies with the light intensity. The proposed CMOS image sensor has wide dynamic range under the high illumination owing to logarithmic response to the light intensity. In the proposed active pixel sensor, a CMOS inverter is added. The role of the CMOS inverter is to determine either the conventional mode or the wide dynamic range mode. The cascode MOSFET let the current flow the current if the CMOS inverter is turned on. The number of pixels is $140(H){\times}180(V)$ and the CMOS image sensor architecture is composed of a pixel array, multiplexer (MUX), shift registers, and biasing circuits. The sensor was fabricated using $0.35{\mu}m$ 2-poly 4-metal CMOS standard process.

주파수 천이를 이용한 광무선 시스템에서 EOM의 바이어스 방식에 따른 광 링크 성능 분석 (Optic link performances on EOM's biasing in fiber-radio system)

  • 오세혁;양훈기;최영완
    • 대한전자공학회논문지SD
    • /
    • 제38권2호
    • /
    • pp.42-42
    • /
    • 2001
  • 본 논문은 주파수 천이를 적용시킨 광무선(fiber-radio)시스템의 광링크부에 대한 성능분석을 한다. 제시된 광링크부는 CS(control station)에서 얻어진 밀리미터파 대역 광파일럿톤(optical pilot tone)이 하향링크뿐 아니라 상향링크에도 공급되도록 하여 BS(base station)의 구조를 간단히 하였다. 광파일럿톤을 얻기 위해 CS의 EOM(electro-optic modulator)을 MAB(maximum bias), MIB(minimum bias), QB(quadrature bias)로 바이어스를 달리할 수 있으며 각각의 경우에 따라 링크의 성능을 분석한다. 분석은 레이저 광원의 전력이 일정한 경우와 PD(photo detector)에 수신되는 광 DC 전력이 일정한 경우에 대해서 행하여지며 각 경우에 대해서 최적의 하향링크 CNR 및 상향링크 SFDR(spurious free dynamic range)을 얻기 위해 효과적인 바이어스 방식을 제시한다

Extension of the Dynamic Range using the Switching Operation of In-Pixel Inverter in Complementary Metal Oxide Semiconductor Image Sensors

  • Seong, Donghyun;Choi, Byoung-Soo;Kim, Sang-Hwan;Lee, Jimin;Lee, Jewon;Lee, Junwoo;Shin, Jang-Kyoo
    • 센서학회지
    • /
    • 제28권2호
    • /
    • pp.71-75
    • /
    • 2019
  • This paper proposes the extension of the dynamic range in complementary metal oxide semiconductor (CMOS) image sensors (CIS) using switching operation of in-pixel inverter. A CMOS inverter is integrated in each unit pixel of the proposed CIS for switching operations. The n+/p-substrate photodiode junction capacitances are added to each unit pixel. When the output voltage of the photodiode is less than half of the power supply voltage of the CMOS inverter, the output voltage of the CMOS inverter changes from 0 V to the power supply voltage. Hence, the output voltage of the CMOS inverter is adjusted by changing the supply voltage of the CMOS inverter. Thus, the switching point is adjusted according to light intensity when the supply voltage of the CMOS inverter changes. Switching operations are then performed because the CMOS inverter is integrated with in each unit pixel. The proposed CIS is composed of a pixel array, multiplexers, shift registers, and biasing circuits. The size of the proposed pixel is $10{\mu}m{\times}10{\mu}m$. The number of pixels is $150(H){\times}220(V)$. The proposed CIS was fabricated using a $0.18{\mu}m$ 1-poly 6-metal CMOS standard process and its characteristics were experimentally analyzed.