

논문 2015-52-5-6

# 체내 이식 기기용 표준 CMOS 고전압 신경 자극 집적 회로

## ( A High-Voltage Compliant Neural Stimulation IC for Implant Devices Using Standard CMOS Process )

알피안 압디\*, 차 혁 규\*\*

( Alfian Abdi and Hyouk-Kyu Cha<sup>Ⓢ</sup> )

### 요 약

본 논문에서는 신경 관련 인공 전자기기를 위한 신경 자극 집적회로를 0.18- $\mu\text{m}$  표준 CMOS 반도체 공정을 이용하여 설계하였다. 제안 된 신경 자극 회로는 12.8-V 전원을 사용하면서 10-k $\Omega$ 의 부하에 최대 1 mA의 전류까지 전달이 가능하다. 표준 CMOS 공정 기술로 구현을 위해서 저전압 트랜지스터만을 이용하여 설계를 하였고, 고전압에서의 안정적인 동작을 위하여 트랜지스터 스택킹 기술을 적용하였다. 또한, 신경 자극 동작 후 전하 잔여량이 남아 있지 않도록 active charge balancing 회로를 포함하였다. 제안 된 단일 채널 자극 집적회로의 경우 디지털-아날로그 변환기, 전류 출력 드라이버, 레벨 시프터, 디지털 제어 부분, 그리고 active charge balancing 회로까지 모두 포함하여 전체 칩 레이아웃 면적은 0.13 mm<sup>2</sup> 을 차지하며, 다중 채널 방식의 신경 자극 기능의 체내 이식용 인공 전자기기 시스템에 적용을 하는데 적합하다.

### Abstract

This paper presents the design of an implantable stimulation IC intended for neural prosthetic devices using 0.18- $\mu\text{m}$  standard CMOS technology. The proposed single-channel biphasic current stimulator prototype is designed to deliver up to 1 mA of current to the tissue-equivalent 10-k $\Omega$  load using 12.8-V supply voltage. To utilize only low-voltage standard CMOS transistors in the design, transistor stacking with dynamic gate biasing technique is used for reliable operation at high-voltage. In addition, active charge balancing circuit is used to maintain zero net charge at the stimulation site over the complete stimulation cycle. The area of the total stimulator IC consisting of DAC, current stimulation output driver, level-shifters, digital logic, and active charge balancer is 0.13 mm<sup>2</sup> and is suitable to be applied for multi-channel neural prosthetic devices.

**Keywords** : neural stimulation, active charge balancing, transistor stacking, dynamic biasing, high-voltage

## I. Introduction

CMOS-based neural stimulation systems are widely being developed to be utilized in various implantable biomedical applications<sup>[1]</sup> such as in neural prosthetic devices to restore limb movement, in retinal implants to help restore vision in patients with sight impairment<sup>[2~4]</sup>, and also for deep brain stimulation (DBS) purpose for patients with epilepsy.

\* 학생회원, \*\* 평생회원, 서울과학기술대학교 전기정보 공학과

(Dept. of Electrical and Information Engineering, Seoul National University of Science and Technology)

Ⓢ Corresponding Author(E-mail: hkcha@seoultech.ac.kr)

※ 이 연구는 서울과학기술대학교 교내 학술연구비 지원으로 수행되었습니다.

Received ; January 14, 2015 Revised ; March 19, 2015

Accepted ; April 20, 2015

The basic idea of a neural stimulator is to excite the degenerated or damaged neuron in critical parts inside the brain or body by delivering and recovering controlled amount of electric charge to initiate action potential as a response and thereby recover its biological functionalities<sup>[1]</sup>. Among some of the major issues in realizing a stimulator IC such as safety, charge balance, type of stimulation waveform, low power consumption, number of channels, and small area, the high impedance level of the electrode/tissue interface require most of the existing stimulation ICs<sup>[1~4]</sup> to operate at high-voltage (HV) supplies in order to provide sufficient level of output current pulses to the stimulation site. To meet the requirement for HV compliance, special HV CMOS processes<sup>[2~4]</sup> are utilized for reliable operation despite sacrificing die area, cost, and turnaround time.

In this paper, a single-channel biphasic stimulator IC prototype using standard 0.18- $\mu\text{m}$  CMOS process is proposed which may be applied for various implantable applications. Transistor stacking technique with dynamic gate biasing<sup>[5]</sup> is applied to the output driver circuit to facilitate HV operation without any reliability issues. To enable accurate charge delivery to and recovery from the stimulation site, active charge balancing circuit is included in the proposed stimulation IC. In addition, considering its application for multi-channel microsystems for implant devices, the design is done with careful attention to achieve small area for high integration as well as low-power consumption.

Section II discusses the design considerations and overall system architecture while Section III presents the key circuit design details. Section IV shows the simulation results of the proposed stimulation IC followed by the conclusions in Section V.

## II. System Architecture

### 1. Design considerations

There are several factors that need to be taken

into account when designing an implantable stimulation device. The primary stimulation parameters are amplitude, pulse-width, and stimulation rate. The magnitude of the stimulation current should exceed a threshold that leads to the occurrence of action potentials. Different applications require different current amplitudes for excitation. In this work, the proposed stimulator can provide output current in the range of 32  $\mu\text{A}$  up to 1 mA which is sufficient to cover various neural stimulation applications. Figure 1 shows the timing diagram for current stimulation and charge balancing. The stimulation pulse width in the design is set to 100  $\mu\text{s}$  while the rate is set as 400  $\mu\text{s}$ . After stimulation phase, active charge balancing phase takes place within the 50  $\mu\text{s}$  timing window. In addition to the design parameters, the device should consume low power and small area considering multi-channel implementation.

Figure 2 shows the simplified electrode and tissue interface model used in the design. The parameter values much depend on the electrode size and material<sup>[3]</sup>. In this work, an electrode model with  $R_E=10\text{ M}\Omega$ ,  $C_E=100\text{ nF}$ , and tissue resistance of 10 k $\Omega$




그림 1. 전류 자극 및 charge balancing 타이밍도  
Fig. 1. Timing diagram of current stimulation and charge balancing.




그림 2. Electrode-tissue 등가 모델  
Fig. 2. Equivalent model of electrode-tissue interface.

values are assumed<sup>[3]</sup>.

In order to deliver 1 mA of current to a 10-kΩ load, at least 10 V voltage compliance is needed. Common approaches to achieve this while maintaining reliability is by using special HV processes. However, HV transistor has several disadvantages such as high process cost, large drain resistance which lead to large transistor area and poor transistor matching<sup>[6]</sup>. In order to avoid these issues, only 1.8-V and 3.3-V standard CMOS transistors are used in the overall design of the proposed stimulator IC.

In the process of neural stimulation, it is important that no residual charge is left in the stimulation site to prevent any tissue damage. Considering the fact that mismatch in the biphasic pulse can occur during the stimulation process, the output driver is designed to have high linearity to deliver a balanced biphasic pulse. In addition, an active charge balancing circuit is used to minimize any charge error after each simulation cycle.

2. Overall Architecture

Figure 3 shows the architecture of proposed neural stimulator. The building blocks are comprised of digital control logic, level shifters, digital-to-analog converter (DAC), output driver and charge balancing circuit. The digital control logic is used to control stimulation parameters that includes output current amplitude, polarity, duration, and feedback from




그림 3. 신경 자극 집적 회로의 전체 구조 블록도  
Fig. 3. Block diagram of overall neural stimulation IC.

electrode after stimulation for charge balancing.

The DAC operates with signals swinging between 0 and 3.2 V, and the output driver requires both 0-3.2 V and 9.6-12.8 V swinging signals for operation. Thus, one level-shifter is needed to convert 1.8-V<sub>pp</sub> signal to 3.2-V<sub>pp</sub>, and then a second level-shifter is utilized to produce 9.6 to 12.8 V swinging signal from the 3.2-V<sub>pp</sub> pulse.

The charge balancing circuit is implemented using 1.8-V transistors, and is protected from high voltage swing in the electrode by the stacked transistors in the output driver reconfigured to act as a HV isolation switch.

III. Circuit Design

1. DAC

The current stimulation amplitude is controlled by a 5-bit current steering DAC<sup>[6]</sup> shown in Fig 4. A cascode current-steering is chosen over other DAC architectures to ensure linearity and to simplify the control circuit. The designed DAC can produce currents from 4 to 128 μA with 4 μA step to minimize current consumption. This current is amplified by eight times at the output driver stage. In the simulation result, the average DNL and INL are 0.000581 LSB and 0.0076 LSB, respectively.




그림 4. Current-steering DAC의 회로도  
Fig. 4. Schematic of current-steering DAC.

2. Output Current Driver

The output driver is designed to deliver a

maximum current of 1 mA to the electrode-tissue load. Thus a voltage difference of over 10 V is needed between the two load terminals. The driver usually consists of a current source and switches to control the current path for biphasic stimulation and a level-shifter to control the switches. In the proposed output driver, 3.3-V CMOS transistors in stacked configuration is used for the switches to replace HV transistors while satisfying high voltage compliance.

Figure 5 illustrates the diagram of two common types of output drivers used in neural stimulators. Fig. 5(a) shows the monopolar type while Fig. 5(b) shows the bipolar topology. The proposed output driver is based on the bipolar type due to its advantage of reduced power consumption with lower required supply voltage. In order to produce biphasic current, two switches diagonally opposite to each other in the bipolar driver are turned on at the same time. SW<sub>2</sub> and SW<sub>3</sub> are turned ON for cathodic phase, while SW<sub>1</sub> and SW<sub>4</sub> are turned OFF. In anodic phase, SW<sub>1</sub> and SW<sub>4</sub> are turned ON while SW<sub>2</sub> and SW<sub>3</sub> are turned OFF. When not stimulating, both electrodes are connected to the ground.

The schematic of the output driver, shown in Fig. 6, is used to deliver cathodic and anodic current to the electrode-tissue load. The current source at the

top of the switch and current sink at the bottom are both used to control the stimulation operation. Instead of using only one current source (sink) to control the stimulation current, using both current source and current sink to push-pull the stimulation current for cathodic and anodic phase ensure good control of amount of charge delivered to and retrieved from the tissue. The switch is implemented using four stacks of 3.3-V transistors. The stacked switch is biased with dynamic gate biasing circuit<sup>[5]</sup> to ensure the voltage difference between terminals in each transistor is maintained below 3.3 V during operation.

In comparison to the work in [5], the usage of parallel capacitors to reduce the overshoot during transients in the dynamic biasing circuit are removed through careful simulations, saving much area in the overall current driver. Transistors M<sub>N5</sub> and M<sub>N6</sub> are added in the NMOS stack to facilitate both active charge balancing and electrode shorting operations after stimulation. The stacked switches provide the voltage compliance needed by the current source to push and pull stimulation current to and from the tissue. In addition, the stacks provide both high voltage protection for transistors M<sub>N5</sub> and M<sub>N6</sub> during the stimulation phase and a turn-ON path during the balancing phase. A high output resistance for the




그림 5. (a) Monopolar 자극 방식 (b) Bipolar 자극 방식  
Fig. 5. (a) Monopolar stimulation type (b) Bipolar stimulation type.




그림 6. 출력 드라이버의 회로도  
Fig. 6. Simplified schematic of output driver.

current source is achieved by using large size transistors, with the width of the transistors also set to be large to minimize the voltage headroom to ensure enough voltage compliance for the load.

To explain the operation of the output driver, referring to Fig. 5(b) and Fig. 6, consider when SW<sub>1</sub> is turned OFF and SW<sub>2</sub> is ON. When the NMOS input terminal INN changes from logic “low” to logic “high”, transistor M<sub>N1</sub> is turned ON, which leads to the node n1 to be discharged and turns ON M<sub>N2</sub> as its gate terminal is biased constantly at 3.2 V (V<sub>DD1</sub>). As node n2 becomes discharged, M<sub>BP1</sub> turns ON, and the gate terminal of M<sub>N3</sub> is shorted to V<sub>DD1</sub>, which results in turning ON M<sub>N3</sub>. The same reasoning can be applied to node n3, output node, transistor M<sub>BP2</sub> and M<sub>N4</sub>.

When gate terminal of M<sub>N4</sub> is shorted to V<sub>DD1</sub>, it has three effects. First it turns ON transistor M<sub>N4</sub>. Secondly, it will turn ON MP<sub>4</sub>, and then turn OFF M<sub>BN3</sub> and turn ON M<sub>BP3</sub>. As transistor M<sub>BP3</sub> is turned




그림 7. 잔여 전하에 의한 전극에서의 전압 차 발생  
Fig. 7. Diagram showing residual charge leading to increase in difference of electrode voltage.




그림 8. Active charge balancer의 기본 동작 원리  
Fig. 8. Basic operation of active charge balancer.

ON, the gate terminal of MP<sub>3</sub> is biased at 6.4 V (V<sub>DD2</sub>). At this time the PMOS input terminal IN<sub>P</sub> is at logic “low”, which turns OFF MP<sub>1</sub> and MP<sub>2</sub>. As the gate of MP<sub>3</sub> is biased at V<sub>DD2</sub>, MP<sub>3</sub> is also turned OFF, which means all the transistors comprising SW<sub>2</sub>; MP<sub>1</sub>–MP<sub>4</sub> are all turned OFF.

Careful consideration is needed when deciding the transistor size of the driver switch. The main path of the stacked switch is designed to be sufficiently large in order to carry as large current as 1 mA. Each size of the transistor is optimized to ensure correct operation within the allowable voltage range when the transistor switch is ON, OFF, and most importantly during transitions.

### 3. Charge Balancing Circuit

The mismatch within the output driver circuit results in the variation of current amplitude in each phase during stimulation. Although the mismatch is not significant for one stimulation cycle, the residual charge can accumulate after each stimulation cycle. The residual charge leads to the increase in voltage difference between the two electrodes as shown in Fig 7. The voltage difference should not exceed 100 mV<sup>[9]</sup>, because it may cause damage in the tissue.

The basic operation of charge balancing circuit<sup>[2]</sup> is shown in Fig 8. After each stimulation cycle, the charge balancing phase begins. A charge balance trigger signal connects the electrode to a comparator through the turned-ON NMOS stack (SW<sub>2</sub> and SW<sub>4</sub>) in the switch driver. The work in [2] uses a high voltage comparator in which high voltage transistors act as differential input stage to sense the electrode voltage and convert it into current, and then convert to low voltage before feeding it to the low voltage comparators. In this work, the voltage of the electrode is sensed and is converted to low voltage through the bottom stacked NMOS switch path. This way, both electrodes are shorted directly to low voltage comparator for comparison.

For one clock cycle, the comparator compares the

voltage difference between the two electrodes. The electrode voltage difference varies depending on the amount of mismatch between the biphasic pulses. If the voltage difference exceeds the safe limit which is set to  $\pm 50$  mV<sup>[9]</sup>, the result goes to the digital controller, delayed by one clock cycle, to then adjust the switch to enable secondary current flow in the direction to balance the residual charge. The charge balancing scheme is designed to utilize the same current source used in stimulation. The reasons are to save area and to minimize the time needed for charge balancing. The comparator consists of several low-voltage op-amps and the total current consumption is less than 2  $\mu$ A. To save power, it is only turned ON during the charge balancing phase.


To ensure no charge remains, electrode shorting can also be performed after active charge balancing.

#### IV. Simulation Results


The stimulation period is set to be 400  $\mu$ s, but it can be made adjustable. The cathodic and anodic pulse widths are set to 100  $\mu$ s each, with interphasic delay of 20  $\mu$ s. The charge balance trigger is set to be 20  $\mu$ s after the stimulation phase with 10  $\mu$ s duration.

Figure 9(a) shows the generated 1 mA stimulation current and the voltage between two electrodes. It can achieve good matching, with effective voltage difference between the two electrodes to be much less than 100 mV after stimulation.


To show the charge balancer in operation, the stimulator is forced to operate in an unbalanced situation. Figure 9(b) shows the voltage and current when anodic phase pulse width is set to be 20  $\mu$ s wider than the cathodic phase, while Fig 9(c) illustrates the situation when the cathodic phase pulse width is set to be 20  $\mu$ s wider than the anodic phase. The mismatch in duration and in current amplitude affect some charge to reside in the electrode. This is shown by the voltage across the electrodes for both



(a)



(b)



(c)

그림 9. (a) 자극 펄스의 출력 전압 및 전류 시뮬레이션 결과 (b) Cathodic 펄스에 mismatch가 추가 된 시뮬레이션 결과 (c) Anodic 펄스에 mismatch가 추가 된 시뮬레이션 결과

Fig. 9. (a) Simulated output voltage and current waveform of stimulation pulse (b) Simulated waveform with wider cathodic phase (c) Simulated waveform with wider anodic phase.

cases to exceed the safe window of  $\pm 50$  mV. The charge balancing circuit then delivers current in such a way to make the voltage difference between two




그림 10. 신경 자극 IC의 레이아웃

Fig. 10. Layout of neural stimulation IC.

표 1. Summary of proposed stimulation IC performance and comparison with previous similar works.

Table 1. Summary of proposed stimulation IC performance and comparison with previous similar works.

Parameter	[2]	[3]	[10]	This work
Supply voltage	22.5 V	15	18 V	12.8 V
Tissue load model	10 k $\Omega$	10 k $\Omega$	10 k $\Omega$	10 k $\Omega$
DAC bit	5 bit	5 bit	8 bit	5 bit
Stimulation current	32-992 $\mu$ A	32 $\mu$ A-1mA	4 $\mu$ A-1mA	32-992 $\mu$ A
Current mismatch between cathode/anode	5% (avg.)	0.3% (avg.)	4.7% (max. current)	0.21% (avg.) 2.3% (max. current)
Charge balancing	Active	Shorting	Active + shorting	Active + shorting
Area	22 mm <sup>2</sup> (232 ch.)	0.1 mm <sup>2</sup>	2.27 mm <sup>2</sup>	0.13 mm <sup>2</sup>
Technology	0.35 $\mu$ m HVCMOS	0.35 $\mu$ m HVCMOS	0.6 $\mu$ m HVCMOS	0.18 $\mu$ m CMOS

electrodes to be within the safety range.

Figure 10 shows the layout of the designed overall neural stimulation IC. The total area including all the building blocks is 0.13 mm<sup>2</sup>.

Table 1 shows the performance comparison with some previous works. This work uses 12.8 V of supply voltage which is the lowest value in comparison to previous neural stimulation drivers capable of generating a maximum stimulation current of around 1 mA to a 10 k $\Omega$  tissue-equivalent load model. This allows to reduce the power consumption during stimulation. In addition, all the previous works

utilized HV CMOS processes for implementation while standard CMOS process is used for this work.

## V. Conclusions

A biphasic neural stimulator with a current output range of 32  $\mu$ A to 1 mA with active charge balancing circuit is designed using 0.18- $\mu$ m standard CMOS process. A transistor-stacked architecture is used in the core output driver circuit to enable high-voltage compliance and the area of the designed stimulator IC is 0.13 mm<sup>2</sup>.

## REFERENCES

- [1] B.R. Thurgood, D.J. Warren, N.M. Ledbetter, G.A. Clark, and R.R. Harrison, "A wireless integrated circuit for 100 channel charge-balanced neural stimulation," *IEEE Trans. on Biomedical Circuits and Systems*, vol.3, no.6, Dec 2009
- [2] M.Ortmanns, A. Rocke, M. Gehrke, and H.-J. Tiedtke, "A 232-channel epiretinal stimulator ASIC," *IEEE J. of Solid-State Circuits*, vol.42, no.12, Dec. 2007
- [3] H. Chun, Y. Yang, and T. Lehmann, "Safety ensuring retinal prosthesis with precise charge balance and low power consumption," *IEEE Trans. on Biomedical Circuits and Systems*, Mar. 2013
- [4] J. Seo, K. Lim, S. Lee, J. Ahn, S. Hong, H. Yoo, S. Jung, S. Park, D.-I. Cho, and H. Ko, "An arbitrary waveform 16 channel neural stimulator with adaptive supply regulator in 0.35  $\mu$ m HV CMOS for visual prosthesis," *J. Semiconductor Tech. and Science*, vol. 13, no. 1, Feb. 2013
- [5] B. Serneels, M. Steyaert, and W. Dehaene, "A 5.5 V SOPA line driver in a standard 1.2 V 0.13  $\mu$ m CMOS technology," *Proc. of Eur. Solid-State Circuits Conf. (ESSCIRC)*, 2005
- [6] M. Sivaprakasam, W. Liu, M.S. Humayun, and J.D. Weiland. "A variable range bi-phasic current stimulus driver circuitry for an implantable retinal prosthetic device," *IEEE J. of Solid-State Circuits*, vol. 40, no. 3, Mar. 2005
- [7] N. Dommel, Y.T. Wong, T. Lehmann, P.

- Byrnes-Preston, N.H. Lovell, and G.J. Suaning, "Microelectronic retinal prosthesis: use of high-voltage CMOS in retinal neurostimulators," *IEEE Intl. Conf. of Engin. Medicine and Bio. Society (EMBS)*, 2006
- [8] U. Bihl T. Ungru, H. Xu, J. Anders, J. Becker, and M. Ortmanns, "A bidirectional neural interface with a HV stimulator and a LV neural amplifier," *IEEE Intl. Symp. Circuits and Systems (ISCAS)*, 2013
- [9] M. Ortmanns, "Charge balancing in functional electrical stimulators: a comparative study," *IEEE Intl. Symp. Circuits and Systems (ISCAS)*, 2007
- [10] D. Jiang, A. Demosthenous, T. Perkins, X. Liu, and N. Donaldson, "A stimulator ASIC featuring versatile management for vestibular prosthesis," *IEEE Trans. on Biomedical Circuits and Systems*, vol.5, no.2, Apr. 2011.

— 저 자 소 개 —



알피안 압디(학생회원)  
2013년 Institut Teknologi  
Bandung 전자공학과  
학사 졸업.  
2013년~현재 서울과학기술대학교  
전기정보공학과 석사과정

<주관심분야 : 바이오메디컬 집적회로 설계>



차 혁 규(평생회원)  
2003년 KAIST 전기및전자공학과  
학사 졸업.  
2009년 KAIST 전기및전자공학과  
박사 졸업.  
2009년~2012년 Institute of  
Microelectronics,  
Singapore, Scientist

2012년~현재 서울과학기술대학교  
전기정보공학과 조교수

<주관심분야 : 바이오메디컬 집적회로 설계>