• Title/Summary/Keyword: digital signal process

Search Result 527, Processing Time 0.025 seconds

Design of a Digitally Controlled LC Oscillator Using DAC for WLAN Applications (WLAN 응용을 위한 DAC를 이용한 Digitally Controlled LC Oscillator 설계)

  • Seo, Hee-Teak;Park, Jun-Ho;Kwon, Duck-Ki;Park, Jong-Tae;Yu, Chong-Gun
    • Journal of IKEEE
    • /
    • v.15 no.1
    • /
    • pp.29-36
    • /
    • 2011
  • Dithering scheme has been widely used to improve the resolution of DCO(Digitally Controlled Oscillator) in conventional ADPLLs(All Digital Phase Locked Loop). In this paper a new resolution improvement scheme is proposed where a simple DAC is employed to overcome the problems of dithering scheme. A 2.4GHz LC-based DCO has been designed in a $0.13{\mu}m$ CMOS process with an enhanced frequency resolution for wireless local area network applications. It has a frequency tuning range of 900MHz and a resolution of 58.8Hz. The frequencies are controled by varactors in coarse, fine, and DAC bank. The DAC bank consists of an inversion mode NMOS varactor. The other varactor banks consist of PMOS varactors. Each varactor bank is controlled by 8bit digital signal. The designed DCO exhibits a phase noise of -123.8dBc/Hz at 1MHz frequency offset. The DCO core consumes 4.2mA from 1.2V supply.

A New Design of High-Speed 1-Bit Full Adder Cell Using 0.18${\mu}m$ CMOS Process (0.18${\mu}m$ CMOS 공정을 이용한 새로운 고속 1-비트 전가산기 회로설계)

  • Kim, Young-Woon;Seo, Hea-Jun;Cho, Tae-Won
    • Journal of IKEEE
    • /
    • v.12 no.1
    • /
    • pp.1-7
    • /
    • 2008
  • With the recent development of portable system such as mobile communication and multimedia. Full adders are important components in applications such as digital signal processors and microprocessors. Thus It is important to improve the power dissipation and operating speed for designing a full adder. We propose a new adder with modified version of conventional Ratioed logic and Pass Transistor logic. The proposed adder has the advantages over the conventional CMOS, TGA, 14T logic. The delay time is improved by 13% comparing to the average value and PDP(Power Delay Product) is improved by 9% comparing to the average value. Layouts have been carried out using a 0.18um CMOS design rule for evaluation purposes. The physical design has been evaluated using HSPICE.

  • PDF

The Incremental Delta-Sigma ADC for A Single-Electrode Capacitive Touch Sensor (단일-극 커패시터 방식의 터치센서를 위한 Incremental 델타-시그마 아날로그-디지털 변환기 설계)

  • Jung, Young-Jae;Roh, Jeong-Jin
    • Journal of IKEEE
    • /
    • v.17 no.3
    • /
    • pp.234-240
    • /
    • 2013
  • This paper presents an incremental delta-sigma analog-to-digital converter (ADC) for a single-electrode capacitive touch sensor. The second-order cascade of integrators with distributed feedback (CIFB) delta-sigma modulator with 1-bit quantization was fabricated by a $0.18-{\mu}m$ CMOS process. In order to achieve a wide input range in this incremental delta-sigma analog-to-digital converter, the shielding signal and the digitally controlled offset capacitors are used in front of a converter. This circuit operated at a supply voltage of 2.6 V to 3.7 V, and is suitable for single-electrode capacitive touch sensor for ${\pm}10-pF$ input range with sub-fF resolution.

Method for 3D Visualization of Sound Data (사운드 데이터의 3D 시각화 방법)

  • Ko, Jae-Hyuk
    • Journal of Digital Convergence
    • /
    • v.14 no.7
    • /
    • pp.331-337
    • /
    • 2016
  • The purpose of this study is to provide a method to visualize the sound data to the three-dimensional image. The visualization of the sound data is performed according to the algorithm set after production of the text-based script that form the channel range of the sound data. The algorithm consists of a total of five levels, including setting sound channel range, setting picture frame for sound visualization, setting 3D image unit's property, extracting channel range of sound data and sound visualization, 3D visualization is performed with at least an operation signal input by the input device such as a mouse. With the sound files with the amount an animator can not finish in the normal way, 3D visualization method proposed in this study was highlighted that the low-cost, highly efficient way to produce creative artistic image by comparing the working time the animator with a study presented method and time for work. Future research will be the real-time visualization method of the sound data in a way that is going through a rendering process in the game engine.

An Optical Microswitch Integrated with Silicon Waveguides, Micromirrors, and Electrostatic Touch-Down Beam Actuators (실리콘 광도파로, 미소거물 및 접촉식 정 전구동기가 집적된 광스위치)

  • Jin, Yeong-Hyeon;Seo, Gyeong-Seon;Jo, Yeong-Ho;Lee, Sang-Sin;Song, Gi-Chang;Bu, Jong-Uk
    • The Transactions of the Korean Institute of Electrical Engineers C
    • /
    • v.50 no.12
    • /
    • pp.639-647
    • /
    • 2001
  • We present an integrated optical microswitch, composed of silicon waveguides, gold-coaled silicon micromirrors, and electrostatic contact actuators, for applications to the optical signal transceivers. For a low switching voltage, we modify the conventional curled electrode microactuator into a electrostatic microactuator with touch-down beams. We fabricate the silicon waveguides and the electrostatically actuated micromirrors using the ICP etching process of SOI wafers. We observe the single mode wave propagation through the silicon waveguide with the measured micromirror loss of $4.18\pm0.25dB$. We analyze major source of the micromirror loss, thereby presenting guidelines for low-loss micromirror designs. From the fabricated microswitch, we measure the switching voltage of 31.74V at the resonant frequency of 6.89kHz. Compared to the conventional microactuator, the present contact microactuator achieves 77.4% reduction of the switching voltage. We also discuss a feasible method to reduce the switching voltage to 10V level by using the electrode insulation layers having the residual stress less than 30MPa.

  • PDF

Characteristic Analysis for Compression of Digital Hologram (디지털 홀로그램의 압축을 위한 특성 분석)

  • Kim, Jin-Kyum;Kim, Kyung-Jin;Kim, Woo-Suk;Lee, Yoon-Huck;Oh, Kwan-Jung;Kim, Jin-Woong;Kim, Dong-Wook;Seo, Young-Ho
    • Journal of Broadcast Engineering
    • /
    • v.24 no.1
    • /
    • pp.164-181
    • /
    • 2019
  • This paper introduces the analysis and development of digital holographic data codec technology to effectively compress hologram data. First, the generation method and data characteristics of the hologram standard data set provided by JPEG Pleno are introduced. We analyze energy compaction according to hologram generation method using discrete wavelet transform and discrete cosine transform. The quantization efficiency according to the hologram generation method is analyzed by applying uniform quantization and non-uniform quantization. We propose a transformation method quantization method suitable for hologram generation method through transform and quantization experiments. Finally, holograms are compressed using standard compression codecs such as JPEG, JPEG2000, AVC/H.264 and HEVC/H.265 and the results are analyzed.

Design and Fabrication of Digital 3-axis Magnetometer for Magnetic Signal from Warship (함정 자기신호 측정용 3-축 디지털 자기센서 설계 및 제작에 관한 연구)

  • Kim, Eunae;Son, Derac
    • Journal of the Korean Magnetics Society
    • /
    • v.24 no.4
    • /
    • pp.123-127
    • /
    • 2014
  • We developed a digital 3-axis flux-gate magnetometer for magnetic field signal measurement from warship during demagnetizing and degaussing processes. For the magnetometer design, we considered following points; the distance between magnetic field measurement station and magnetometer located under sea is about several 100 m, the magnetometer is exposed to magnetic field of ${\pm}1mT$ during demagnetizing process, and magnetometer is located under the sea about 30 m depth. To overcome long distance problem, magnetometer could be operated on wide input supply voltage range of 16~36 V using DC/DC converter, and for the data communication between the magnetometer and measurement station a RS422 serial interface was employed. To improve perming effect due to the ${\pm}1mT$ during demagnetizing process, magnetometer could be compensated external magnetic field up to ${\pm}1mT$ but magnetic field measuring rang is only ${\pm}100{\mu}T$. The perming effect was about ${\pm}2nT$ under ${\pm}1mT$ external magnetic field. The magnetometer was tested water vessel with air pressure up to 6 bar for the sea water pressure problems. Linearity of the magnetometer was better than 0.01 % in the measuring range of ${\pm}0.1mT$ and noise level was $30pT/\sqrt{Hz}$ at 1 Hz.

Study on Improvement of Signal to Noise Ratio for HgI2 Radiation Conversion Sensor Using Blocking Layer (Blocking layer 적용을 통한 HgI2 방사선 변환센서의 신호대 잡음비 향상에 관한 연구)

  • Park, Ji-Koon;Yoon, In-Chan;Choi, Su-Rim;Yoon, Ju-Sun;Lee, Young-Kyu;Kang, Sang-Sik
    • Journal of the Korean Society of Radiology
    • /
    • v.5 no.2
    • /
    • pp.97-101
    • /
    • 2011
  • In this study, the basic research verifying possibility of applications as radiology image sensor in Digital Radiography was performed, the radiology image sensor was fabricated using double layer technique tio decrease dark current. High efficiency material in substitution for a-Se have been studied as a direct method of imaging detector in Digital Radiography to decrease dark current by using Hetero junction already used as solar cell, semiconductor. Particle-In-Binder method is used to fabricate radiology image sensor because it has a lot of advantages such as fabrication convenient, high yield, suitability for large area sensor. But high leakage current is one of main problem in PIB method. To make up for the weak points, double layer technique is used, and it is considered that high efficient digital radiation sensor can be fabricated with easy and convenient process. In this study, electrical properties such as leakage current, sensitivity is measured to evaluate double layer radiation sensor material.

Image Generator Design for OLED Panel Test (OLED 패널 테스트를 위한 영상 발생기 설계)

  • Yoon, Suk-Moon;Lee, Seung-Ho
    • Journal of IKEEE
    • /
    • v.24 no.1
    • /
    • pp.25-32
    • /
    • 2020
  • In this paper, we propose an image generator for OLED panel test that can compensate for color coordinates and luminance by using panel defect inspection and optical measurement while displaying images on OLED panel. The proposed image generator consists of two processes: the image generation process and the process of compensating color coordinates and luminance using optical measurement. In the image generating process, the panel is set to receive the panel information to drive the panel, and the image is output by adjusting the output setting of the image generator according to the panel information. The output form of the image is configured by digital RGB method. The pattern generation algorithm inside the image generator outputs color and gray image data by transmitting color data to a 24-bit data line based on a synchronization signal according to the resolution of the panel. The process of compensating color coordinates and luminance using optical measurement outputs an image to an OLED panel in an image generator, and compensates for a portion where color coordinates and luminance data measured by an optical module differ from reference data. To evaluate the accuracy of the image generator for the OLED panel test proposed in this paper, Xilinx's Spartan 6 series XC6SLX25-FG484 FPGA was used and the design tool was ISE 14.5. The output of the image generation process was confirmed that the target setting value and the simulation result value for the digital RGB output using the oscilloscope matched. Compensating the color coordinates and luminance using optical measurements showed accuracy within the error rate suggested by the panel manufacturer.

Broadband LTCC Receiver Module for Fixed Communication in 40 GHz Band (40 GHz 대역 고정통신용 광대역 LTCC 수신기 모듈)

  • Kim Bong-Su;Kim Kwang-Seon;Eun Ki-Chan;Byun Woo-Jin;Song Myung-Sun
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.16 no.10 s.101
    • /
    • pp.1050-1058
    • /
    • 2005
  • This paper presents how to design and implement a very compact, cost effective and broad band receiver module for IEEE 802.16 FWA(Fixed Wireless Access) in the 40 GHz band. The presented receiver module is fabricated in a multi-layer LTCC(Low Temperature Cofired Ceramic) technology with cavity process to achieve excellent electrical performances. The receiver consists of two MMICs, low noise amplifier and sub-harmonic mixer, an embedded image rejection filter and an IF amplifier. CB-CPW, stripline, several bond wires and various transitions to connect each element are optimally designed to keep transmission loss low and module compact in size. The LTCC is composed of 6 layers of Dupont DP-943 with relative permittivity of 7.1. The thickness of each layer is 100 um. The implemented module is $20{\times}7.5{\times}1.5\;mm^3$ in size and shows an overall noise figure of 4.8 dB, an overall down conversion gain of 19.83 dB, input P1 dB of -22.8 dBm and image rejection value of 36.6 dBc. Furthermore, experimental results demonstrate that the receiver module is suitable for detection of Digital TV signal transmitted after up-conversion of $560\~590\;MHz$ band to 40 GHz.