• 제목/요약/키워드: current loop

검색결과 1,136건 처리시간 0.022초

An Inductance Voltage Vector Control Strategy and Stability Study Based on Proportional Resonant Regulators under the Stationary αβ Frame for PWM Converters

  • Sun, Qiang;Wei, Kexin;Gao, Chenghai;Wang, Shasha;Liang, Bin
    • Journal of Power Electronics
    • /
    • 제16권3호
    • /
    • pp.1110-1121
    • /
    • 2016
  • The mathematical model of a three phase PWM converter under the stationary αβ reference frame is deduced and constructed based on a Proportional-Resonant (PR) regulator, which can replace trigonometric function calculation, Park transformation, real-time detection of a Phase Locked Loop and feed-forward decoupling with the proposed accurate calculation of the inductance voltage vector. To avoid the parallel resonance of the LCL topology, the active damping method of the proportional capacitor-current feedback is employed. As to current vector error elimination, an optimized PR controller of the inner current loop is proposed with the zero-pole matching (ZPM) and cancellation method to configure the regulator. The impacts on system's characteristics and stability margin caused by the PR controller and control parameter variations in the inner-current loop are analyzed, and the correlations among active damping feedback coefficient, sampling and transport delay, and system robustness have been established. An equivalent model of the inner current loop is studied via the pole-zero locus along with the pole placement method and frequency response characteristics. Then, the parameter values of the control system are chosen according to their decisive roles and performance indicators. Finally, simulation and experimental results obtained while adopting the proposed method illustrated its feasibility and effectiveness, and the inner current loop achieved zero static error tracking with a good dynamic response and steady-state performance.

신경회로망을 이용한 SRM의 토오크 제어 (Torque Control Scheme of Switched Reluctance Motor using Neural Network)

  • 정연석;이장선;김윤호
    • 전력전자학회:학술대회논문집
    • /
    • 전력전자학회 1999년도 전력전자학술대회 논문집
    • /
    • pp.171-174
    • /
    • 1999
  • The torque of SRM is developed by phase currents and inductance variation. Phase currents and inductance variation. Phase current is often the controlled variable in electrical motor drives, so it seems natural to use closed loop current controllers. However, the highly nonlinear nature of switched reluctance motors makes optimisation of closed loop current controlled difficult because of saturation effect in magnetic circuit. Therefore, torque generation region is nonlinearly varied according to phase current and rotor position. This paper describes the torque control scheme with neural network that can control varied with load torque. The torque control is simulated by PSIM.

  • PDF

Crack width control of precast deck loop joints for continuous steel-concrete composite girder bridges

  • Shim, Changsu;Lee, Chidong
    • Advances in concrete construction
    • /
    • 제10권1호
    • /
    • pp.21-34
    • /
    • 2020
  • Precast deck joints have larger crack width than cast-in-place concrete decks. The initial crack typically occurs at the maximum moment but cracks on precast joints are significant and lead to failure of the deck. The present crack equation is applied to cast-in-place decks, and requires correction to calculate the crack width of precast deck joints. This research aims to study the crack width correction equation of precast decks by performing static tests using high strength and normal strength concrete. Based on experimental results, the bending strength of the structural connections of the current precast deck is satisfied. However it is not suitable to calculate and control the crack width of precast loop connections using the current design equation. A crack width calculation equation is proposed for crack control of precast deck loop joints. Also included in this paper are recommendations to improve the crack control of loop connections.

An Interleaved Five-level Boost Converter with Voltage-Balance Control

  • Chen, Jianfei;Hou, Shiying;Deng, Fujin;Chen, Zhe;Li, Jian
    • Journal of Power Electronics
    • /
    • 제16권5호
    • /
    • pp.1735-1742
    • /
    • 2016
  • This paper proposes an interleaved five-level boost converter based on a switched-capacitor network. The operating principle of the converter under the CCM mode is analyzed. A high voltage gain, low component stress, small input current ripple, and self-balancing function for the capacitor voltages in the switched-capacitor networks are achieved. In addition, a three-loop control strategy including an outer voltage loop, an inner current loop and a voltage-balance loop has been researched to achieve good performances and voltage-balance effect. An experimental study has been done to verify the correctness and feasibility of the proposed converter and control strategy.

ZVT 풀 브리지 DC/DC 컨버터의 병렬 운전 및 제어기 설계에 관한 연구 (A Study on the Parallel Operation and Control Loop Design of ZVT-Full Bridge DC/DC Converter)

  • 배진용;김용;윤석호;장성원;이규훈
    • 대한전기학회:학술대회논문집
    • /
    • 대한전기학회 2001년도 춘계학술대회 논문집 전기기기 및 에너지변환시스템부문
    • /
    • pp.324-328
    • /
    • 2001
  • This paper presents parallel operation and control loop design of ZVT(Zero Voltage Transition) Full Bridge DC/DC Converter. At parallel operation of ZVT Full Bridge Converter, dynamic current shared inductor devides the same current of unit converter and ZVT circuit and aids to high efficiency in the system. Base on the modeling of ZVT. Full Bridge Converter, the control loop is designed using a simple two-pole, one-zero compensation circuit. To show the validity of the design procedures, the small signal analysis of the closed loop system and open loop system is carried out and the superiority of the dynamic characteristics is verified through the experiment with a 2kW, 50kHz prototype converter.

  • PDF

UPS 인버터의 성능 개선을 위한 강인한 2중 디지털 제어기의 설계 (Design of Robust Double Digital Controller to Improve Performance for UPS Inverter)

  • 박지호;노태균;김춘삼;안인모;우정인
    • 전력전자학회논문지
    • /
    • 제8권2호
    • /
    • pp.116-127
    • /
    • 2003
  • 본 논문에서는 UPS 인버터의 성능 개선을 위하여 출력측 LC 필터의 커패시터 전압과 전류의 2중 제어루프를 구성하고, 2중 제어루프에 디지털 제어시스템을 채택하였다 또한, 디지털 제어기의 연산지연시간을 보상하기 위하여 이러한 연산지연시간을 인버터 플랜트의 고유한 파라미터로 가정하고, 플랜트 모델에 포함시켜 모델링 하였다. UPS 인버터 출련전압의 과도상태 응답특실을 개선하고, 파라미터 변동에 강인한 특성을 얻기 위하여 2중 제어루프에서 내부 전류 제어루프는 내부 모델 제어기를 제안하였다. UPS 인버터 출력전압의 0의 정상상태 오차를 얻기 위하여 외부 전압 제어루프는 비례 제어기와 공진 제어기를 병렬로 연결한 비례-공진 진압제어기를 제안하였다.

Interleaved 승압형 역률 전치보상 컨버터의 설계 (Design of Interleaved Boost Power Factor Preregulator)

  • 허태원;노태균;정재륜;안인모;손영대;우정인
    • 대한전기학회:학술대회논문집
    • /
    • 대한전기학회 2002년도 하계학술대회 논문집 B
    • /
    • pp.1123-1125
    • /
    • 2002
  • In this paper, interleaved boost converter is applied as a pre-regulator in switch mode power supply. Interleaved Boost Power Factor Preregulator (IBPFP) can reduce input current ripple as a simple voltage control loop only without inner current loop, because input current is divided each 50% by two switching devices. IBPFP can be classified as three cases from duty ratio condition in continuous current mode and be carried out state space averaging small signal modeling. According to modeling, the PID controller is applied and voltage control loop is constructed for suitable design condition. From frequency domain analysis, it is verified that control system is satisfied with design condition of switch mode power supply.

  • PDF

Analysis of the Charge Controlled Inductor Current Sensing Peak-Power-Tracking Solar Array Regulator

  • Lee, K.S.;Cho, Y.J.;Cho, B.H.
    • 전력전자학회:학술대회논문집
    • /
    • 전력전자학회 1998년도 Proceedings ICPE 98 1998 International Conference on Power Electronics
    • /
    • pp.982-986
    • /
    • 1998
  • The peak-power-tracking solar array regulator sensing the inductor current is proposed. Since it uses the inductor current as the solar array output power information, the PPT control scheme can be greatly simplified. The charge controlled two-loop scheme is presented to improve the dynamics due to the inductor current sensing. The comparison between the single-voltage loop controlled system and the two-loop controlled system employing the charge control is presented. This paper also contains the simulation results of that comparison.

  • PDF

새로운 DC 서어보 모우터 속도제어기 설계에 관한 연구 (A novel design method for the velocity controller of DC servo motor)

  • 장태규;변증남
    • 전기의세계
    • /
    • 제30권8호
    • /
    • pp.501-508
    • /
    • 1981
  • A novel and simple method of designing the current feedback loop for the velocity controller of an armature controlled dc servo motor is presented. Instead of constructing the usual tight current feedback loop, a loose current feedback loop is suggested in this paper. More specifically, the armature current is not limited to a fixed constant value, but instead the upper bound value is allowed to be variable along with the present motor speed. The control system designed in this manner shows that the motor under control is robust to a wide range of loading conditions and yields a more rapid transient characteristics which is verified experimentally by applying the method in the design of the controller for an Industrial robot.

  • PDF

GaN HEMT의 안정적 구동을 위한 수직 격자 루프 구조의 기생 인덕턴스 저감 설계 기법 (Parasitic Inductance Reduction Design Method of Vertical Lattice Loop Structure for Stable Driving of GaN HEMT)

  • 양시석;소재환;민성수;김래영
    • 전력전자학회논문지
    • /
    • 제25권3호
    • /
    • pp.195-203
    • /
    • 2020
  • This paper presents a parasitic inductance reduction design method for the stable driving of GaN HEMT. To reduce the parasitic inductance, we propose a vertical lattice loop structure with multiple loops that is not affected by the GaN HEMT package. The proposed vertical lattice loop structure selects the reference loop and designs the same loop as the reference loop by layering. The design reverses the current direction of adjacent current paths, increasing magnetic flux cancellation to reduce parasitic inductance. In this study, we validate the effectiveness of the parasitic inductance reduction method of the proposed vertical lattice loop structure.