• 제어로봇시스템학회:학술대회논문집
• /
• 2001.10a
• /
• pp.158.4-158
• /
• 2001

This paper presents a novel circuit configuration for realizing the continuous-time active-only voltage-mode integrator. The proposed integrator consists only of internally compensated type operational amplifier (OA) and operational transconductance amplifiers (OTAs). Since no external passive elements are required, the integrator is suitable for integrated circuit implementation in either bipolar or CMOS technologies. Moreover, the integrator gain can be electronically tuned by adjusting the bias currents of the OTAs. The characteristics of the proposed integrator and the effectiveness of the design procedure in realizing various analog transfer functions have been examined by PSPICE simulation.

• Proceedings of the IEEK Conference
• /
• 1999.11a
• /
• pp.909-912
• /
• 1999

This paper describes realized APC and pre-equalizer circuit, and their operation principle and test results. In analog optical transmitter, constant lasing power control, free of signal clipping and linearity are important considerations. We examined pre-equalizer and APC(Automatic Power Control) circuit to improve the analog optical transmitter performance.

• Journal of the Korean Institute of Telematics and Electronics B
• /
• v.30B no.5
• /
• pp.10-17
• /
• 1993

This paper suggests a new addition algorithm. A circuit to implement the algorithm and the result of its performance evaluation are presented. The basic idea of the algorithm is that to obtain the sum of two operands, two operands bits are exclusive-ORed and then the result is inverted by the carry from the previous stage. An unique carry prediction method minimizes carry propagation. The proposed circuit has a very simple and regular structure compared with CLA (carry lookahead adder). It also requires less gates for the implementation about 50% and operates faster.

• Proceedings of the Korea Electromagnetic Engineering Society Conference
• /
• 2003.11a
• /
• pp.669-679
• /
• 2003

Through AIS(Automatic Identification System), ITU-R suggested the navigational data communication between ships and between ships and shore stations for the better safety of navigation, and it requires two different the transmitting output power level depending on its operating mode. According to ITU's recommendation, these levels should reach within 20% of its final value in 1ms. In this paper, an adequate feedback control circuit for power amplifier module is designed and implemented.

• Journal of the Korean Institute of Telematics and Electronics S
• /
• v.35S no.4
• /
• pp.96-104
• /
• 1998

In this paper, the circuit of DTCNN designed using dilation and erosion operation, a basic operation of gray-scale morphology, also each cell designed PE in order to having extension using the local connectivity. In this PE design, connection of between cell and cell become simple. And it is realized to easily VLSI realization as well as to circuit to be parallel processing. As the resutls of simulations, the proposed method was verified to improved more operation speed than the sequential data processing, parallel processing DTCNN was implemented in a 0.8.mu.m CMOS technology using COMPASS Tool.

• Proceedings of the Korean Institute of Information and Commucation Sciences Conference
• /
• 2002.11a
• /
• pp.425-429
• /
• 2002

In this paper, a single-phase inverter using a diode bridge-type resonant circuit to implement ZVT(Zero Voltage Transition) switching is presented. The current control algorithm is analyzed about how to design the circuit with auxiliary switch which can ZVT operation for the main power switch. The simulation and experimental results would be shown to verify the proposed current algorithm, because the main power switch is turn on with ZVT and the hi-directional inverter is operated.

• 전기의세계
• /
• v.29 no.6
• /
• pp.401-409
• /
• 1980

This paper deals with the implementation of forced reclosing the transmission line. Because the ground circuit breaker method decrease the secondary arc current sufficiently, the reclosing time can be reduced. As the secondary arc current is large and its residual time is long in UHV transmission line, this method is more effective in that system. The resistance of ground circuit breaker which minimize the secondary arc current is determined according to the system voltage and the length of transmission line.

• Proceedings of the Korean Institute of Information and Commucation Sciences Conference
• /
• 1998.05a
• /
• pp.338-341
• /
• 1998

This paper presents CMOS full adder design method based on carry-propagation-free addition trees and a circuit technique, so called multiple-valued current-nude(MVCM) circuits. The carry-propagation-free addition method uses a redundant digit sets called redundant positive-digit number representations. The carry-propagation-free addition is by three steps, and the adder can be designed directly and efficiently from the algorithm using WVCM circuit, Also Multiplier can be designed by these adder. We demonstrate the effectiveness of the proposed method through simulation(SPICE).

• International journal of advanced smart convergence
• /
• v.11 no.2
• /
• pp.59-63
• /
• 2022

In this study, we study of luminescent solar concentrators comprise thick glass with broadband antireflection coating deposited on the top surfaces and inorganic phosphor layers contacted on the bottom surfaces. Solar cells are contacted to the lateral surfaces of the glass. Experimental results show the broadband antireflection coating increased the short-circuit current of the solar cell.

• Journal of the Korean Institute of Intelligent Systems
• /
• v.16 no.1
• /
• pp.24-29
• /
• 2006

A new oscillatory neural circuit with computational function has been designed and been designed and fabricated in an $0.5{\mu}m$ double poly CMOS technology. The proposed oscillatory circuit consists of 3 neural oscillators with excitatory synapses and a neural oscillator with inhibitory synapse. The oscillator block which is a basic element of the neural circuit is designed with a variable negative resistor and 2 transconductors. The variable negative resistor which is used as a input stage of the oscillator consist of a bump circuit with Gaussian-like I-V curve. SPICE simulations of a designed neural circuit demonstrate cooperative computation. Measurements of the fabricated neural chip in condition of ${\pm}$ 2.5 V power supply are shown and compared with the simulated results.