DOI QR코드

DOI QR Code

Hardware Implementation of a New Oscillatory Neural Circuit with Computational Function

연산기능을 갖는 새로운 진동성 신경회로의 하드웨어 구현

  • Published : 2006.02.01

Abstract

A new oscillatory neural circuit with computational function has been designed and been designed and fabricated in an $0.5{\mu}m$ double poly CMOS technology. The proposed oscillatory circuit consists of 3 neural oscillators with excitatory synapses and a neural oscillator with inhibitory synapse. The oscillator block which is a basic element of the neural circuit is designed with a variable negative resistor and 2 transconductors. The variable negative resistor which is used as a input stage of the oscillator consist of a bump circuit with Gaussian-like I-V curve. SPICE simulations of a designed neural circuit demonstrate cooperative computation. Measurements of the fabricated neural chip in condition of ${\pm}$ 2.5 V power supply are shown and compared with the simulated results.

연산기능을 갖는 새로운 진동성 신경회로를 설계하여 $0.5{\mu}m$ CMOS 공정으로 칩 제작을 하였다. 제안하는 진동성 신경회로는 흥분성 시냅스를 가진 3개의 신경진동자와 억제성 시냅스를 가진 1개의 신경진동자로 이루어진다. 사용된 진동자는 가변 부성저항과 트랜스콘덕터를 이용하여 설계하였다. 진동자의 입력단으로 사용되는 가변 부성저항은 가우시안 분포의 전류전압 특성을 지니는 범프 회로를 이용하여 구현하였다. 뉴럴 회로의 SPICE 모의실험결과 간단한 연산기능을 확인하였다. 제작된 칩을 ${\pm}$ 2.5 V 의 전원전압 조건에서 측정하였고 이를 모의실험결과와 비교 분석하였다.

Keywords

References

  1. D. Terman, D. L. Wang, 'Global competition and local cooperation in a network of neural,' physica D. 81, pp.148-176, 1995 https://doi.org/10.1016/0167-2789(94)00205-5
  2. W. J, Freeman, Y. Yao, B. Burke, 'Central pattern generating and recognizing in olfactory bulb: A correlation learning rule,' Neural Networks, vol. 1, pp. 227-288, 1988 https://doi.org/10.1016/0893-6080(88)90264-X
  3. G. Moon, M. Zaghloul, and R. Newcomb, 'CMOS Design of Pulse Coded Adaptive Neural Processing Element using Neural-Type Cells,' IEEE International Symposium on Circuits and Systems, San Diego, CA, pp. 2224 - 2227, May, 1992
  4. B. Linares-Barranco, E. Sanchez-Sinencio, A. Rodriguez-Vaquez, J,L. Huertas, 'CMOS Analog Neural Network Systems based on Oscillatory Neurons,' IEEE International Symposium on Circuits and Systems, pp. 2236 - 2239, May, 1992
  5. Y. Ota and B. M. Wilamowski, 'CMOS implementation of a pulse-coded neural network with a current controlled oscillator,' IEEE International Symposium on Circuits and Systems, Atlanta, GA, pp. 410 - 413, May, 1996
  6. V. M. G. Tavares, J. C. Principe, J. G. Harris, 'A silicon olfactory bulb oscillator,' IEEE International Symposium on Circuits and Systems, pp. 397-400, Geneva, Switzerland, May 2000
  7. Q. Luo, J.G. Harris. 'A novel neural oscillqtor and its implementation in analog VLSI,' IEEE International symposium on Circuits and Systems, pp. 245-248, Australia, May 2001
  8. H.J. Song, J.G. Harris. 'A CMOS neural oscillator using negative resistance,' IEEE International symposium on Circuits and Systems, pp.152-155 Thailand, May 2003
  9. K. D. Neff, B. K. Meadows, E. A. Brown, S. P. DeWeerth, P. Hasler, 'A CMOS coupled nonlinear oscillator array,' IEEE International Symposium on Circuits and Systems, pp. 301-304, Phoenix, Ariz, May 2002
  10. T. Delbruck, 'Bump Circuits for Computing Similarity and Dissimilarity of Analog Voltage,' Proceedings of International Joint Conference on Neural Networks, July 8-12, 1991, Seattle WA, pp 1-475-479
  11. Carver Mead, Analog VLSI and neural systems, Addison-wesley publishing company, 1989