• 제목/요약/키워드: breakdown structure

검색결과 685건 처리시간 0.027초

상호침입망목 에폭시수지의 교류 절연파괴특성 및 기계적 특성 (AC Dielectric Breakdown Properties and Mechanical Properties of Interpenetrating Polymer Network Epoxy Resin)

  • 이덕진;김명호;김경환;심종탁;손인환;김재환
    • 한국전기전자재료학회:학술대회논문집
    • /
    • 한국전기전자재료학회 1995년도 추계학술대회 논문집
    • /
    • pp.320-323
    • /
    • 1995
  • In this paper, in order to improve withstand voltage properties of epoxy resin, IPN(interpenetrating polymer network) method was introduced and the influence was investigated. The sing1e network structure specimen(E series), simultaneous interpenetrating polymer network specimen(EMF series) and pseudo interpenetrating polymer network(EMP series) specimen were manufactured. In order to understand the internal structure properties, scanning electron microscopy method was utilized, rind glass transition temperature was measured. Also, AC voltage dielectric strength, tensile strength and impact strength were measured to investigate influence upon electrical and mechanical properties. As a result, it was confirmed that simultaneous interpenetrating polymer network specimen was the most execellent.

  • PDF

계면을 갖는 PET 필름의 유전특성의 온도 및 주파수 의존성 (Dependencies of Dielectric Properties on Temperature and Frequency in PET films with interfaces)

  • 이창훈;이종복;이동영;강무성;박대희
    • 대한전기학회:학술대회논문집
    • /
    • 대한전기학회 1998년도 추계학술대회 논문집 학회본부 C
    • /
    • pp.938-940
    • /
    • 1998
  • In order to improve insulating character and ability of insulating system of power apparatus, the interfacial and complex structure is widely used. However, the interface or complex structure of insulation materials is reported as a weak point which causes breakdown. As the interface of insulation system degrades its electrical property and eventually causes a failure, the datailed phenomenon analysis is reported. The object of this paper is to evaluate dielectric property of PET film with the interface. The $tan{\delta}$ increased with the existence of semiconducting layer and showed prominent decrease as a function of temperature. Also, the $tan{\delta}$ showed prominent increase as a function of frequency. The dielectric properties of interfacial were affected by the interface characteristics.

  • PDF

BP-Si구조를 이용한 다이오드 및 Photo Cell의 제작에 관한 연구 (Studies on Fabrication of Diodes and Photo Cell Using BP-Si structure)

  • 홍순관;복은경;김철주
    • 대한전자공학회논문지
    • /
    • 제25권7호
    • /
    • pp.774-779
    • /
    • 1988
  • The homo and hetero-junction diodes were fabricated using BP-Si structure. After removal of Si substrates, schottky diodes were fabricated on the BP bulk. The electrical properties of the diode were examined through current-voltage characteristics curve. The schottky diode with Sb electrode has a cut-in voltage of 0.33V. This value is almost equal to that of the typical schottky diodes. The breakdown voltage of the schottky diode is 30V. When BP was used for photo cell as a window, the conversion efficiency improved from 6.5% to 8.3%, and optical transmissivity of BP invreased in short wavelength region.

  • PDF

데이터 맵핑기술을 이용한 건축물 LCCO2 평가시스템 개발 (Development of Buildng LCCO2 Assessment System through Data Mapping Technology.)

  • 금원석;태성호;노승준;방준식
    • 한국건축시공학회:학술대회논문집
    • /
    • 한국건축시공학회 2012년도 춘계 학술논문 발표대회
    • /
    • pp.151-152
    • /
    • 2012
  • Recently, there are growing interests in building LCCO2 Assessment to reduce carbon emissions. However, existing methods of assessment system include inefficiency in the process of CO2 calculation requiring considerable data input. Therefore, the purpose of this study is to develop an efficient building assessment system appropriate to material production in construction stage. To that end, quantity input technology was limited to data mapping. Also quantity calculation based on work breakdown structure and item codes consisted of hierarchical structure that is based on facet classification were analyzed. As a result, connectivity links of quantity calculation and CO2 functional units through item codes for data mapping, and assessment system including calculation and database parts were developed.

  • PDF

원가산정을 위한 표준분류체계 활용한 지식체계 개발 (Knowledge Structure for Cost Estimates Based on Standardized Cost Database)

  • 임혜경;강남희;최재현
    • 한국건축시공학회:학술대회논문집
    • /
    • 한국건축시공학회 2016년도 춘계 학술논문 발표대회
    • /
    • pp.235-236
    • /
    • 2016
  • The importance of construction management has been increasing due to the fact that complex construction projects blend several different industries depending on the traits of the construction. This research was conducted to search for a method to enhance efficiency in cost management of construction project and meet the need for reusability of accumulated construction information. The process of detailed estimation and methodology for using standard unit price information has been developed to strengthen the interoperability in cost information by utilizing a standard classification system. The concept of ontology is proposed as a method of connecting construction information based on a standard breakdown structure to increasing the connectivity of the cost information in the construction project. Therefore, construction information knowledge framework is developed in order to improve the efficiency of the detailed estimation work process.

  • PDF

Fabrication and Characterization of Self-Aligned Recessed Channel SOI NMOSFEGs

  • Lee, Jong-Ho
    • Journal of Electrical Engineering and information Science
    • /
    • 제2권4호
    • /
    • pp.106-110
    • /
    • 1997
  • A new SOI NMOSFET with a 'LOCOS-like' shape self-aligned polysilicon gate formed on the recessed channel region has been fabricated by a mix-and-match technology. For the first time, a new scheme for implementing self-alignment in both source/drain and gate structure in recessed channel device fabrication was tried. Symmetric source/drain doping profile was obtained and highly symmetric electrical characteristics were observed. Drain current measured from 0.3${\mu}{\textrm}{m}$ SOI devices with V\ulcorner of 0.77V and Tox=7.6nm is 360$mutextrm{A}$/${\mu}{\textrm}{m}$ at V\ulcorner\ulcorner=3.5V and V\ulcorner=2.5V. Improved breakdown characteristics were obtained and the BV\ulcorner\ulcorner\ulcorner(the drain voltage for 1 nA/${\mu}{\textrm}{m}$ of I\ulcorner at V=\ulcorner\ulcorner=0V) of the device with L\ulcorner\ulcorner=0.3${\mu}{\textrm}{m}$ under the floating body condition was as high as 3.7 V. Problems for the new scheme are also addressed and more advanced device structure based on the proposed scheme is proposed to solve the problems.

  • PDF

높은 전류 이득률을 갖는 SOI 수평형 혼성 BMFET (A SOI Lateral Hybrid BMFET with High Current Gain)

  • 김두영;전정훈;김성동;한민구;최연익
    • 대한전기학회논문지:전기물성ㆍ응용부문C
    • /
    • 제49권2호
    • /
    • pp.116-119
    • /
    • 2000
  • A hybrid SOI bipolar-mode field effect transistor (BMFET) is proposed to improve the current gain. The device characteristics are analyzed and verified numerically for BMFET mode, DMOS mode, and hybrid mode by MEDICI simulation. The proposed SOI BMFET exhibits 30 times larger current gain in hybrid-mode operation by connecting DMOS gate to the p+ gate of BMFET structure as compared with the conventional structure without sacrifice of breakdown voltage and leakage current characteristics. This is due to the DMOS-gate-induced hybrid effect that lowers the barrier of p-body and reduces the charge in p-body.

  • PDF

전압파형에 따른 에폭시 복합재료의 절연파괴특성 (Dielectric Breakdown Characteristics of Epoxy Composites due to Voltage Wave Pattern)

  • 김명호;박창옥;이영상;이덕진;김재환
    • 대한전기학회:학술대회논문집
    • /
    • 대한전기학회 1997년도 하계학술대회 논문집 E
    • /
    • pp.1767-1769
    • /
    • 1997
  • In this paper, interpenetrating polymer network method was introduced in order to improve withstand voltage properties of epoxy resin. The single network structure specimen(E series), simultaneous interpenetrating polymer network specimen(EM series) and pseudo interpenetrating polymer network(EMP series) specimen were manufactured. In order to investigate influence upon electrical properties, dc, ac, and impulse voltage dielectric strength were measured. As a result, it was confirmed that electrical properties of epoxy composites can be superior as IPN introduced to it bring about firm and high density of inner structure.

  • PDF

시즈형 R&D과제군의 기술컨셉 전개모형의 설계 (Designing a Deployment Structural Model of Product Concept in Seeds Type R&D Projects)

  • 최수민;박준호;권철신
    • 한국경영과학회:학술대회논문집
    • /
    • 한국경영과학회 2004년도 추계학술대회 및 정기총회
    • /
    • pp.490-493
    • /
    • 2004
  • The purpose of this study is to construct technology product concept a deployment model on seeds type R&D projects. For this purpose, we have peformed the following studies : First, technology opportunities and market opportunities through ${\ulcorner}$perception analysis${\lrcorner}$ are captured by perceptional structure of technology experts and customers on the existing technologies and products. Second, the optimal technology product concept deployed by ${\ulcorner}$SAT(System Alternatives Tree)${\lrcorner}$ has been constructed by the ${\ulcorner}$PWBS(Project work Breakdown structure)${\lrcorner}$.

  • PDF

텅스텐 폴리사이드를 이용한 게이트 산화막의 절연특성 개선에 관한연구 (A study on the dielectric characteristics improvement of gate oxide using tungsten policide)

  • 엄금용;오환술
    • 전자공학회논문지D
    • /
    • 제34D권6호
    • /
    • pp.43-49
    • /
    • 1997
  • Tungsten poycide has studied gate oxide reliability and dielectric strength charactristics as the composition of gate electrode which applied submicron on CMOS and MOS device for optimizing gate electrode resistivity. The gate oxide reliability has been tested using the TDDB(time dependent dielectric breakdwon) and SCTDDB (stepped current TDDB) and corelation between polysilicon and WSi$_{2}$ layer. iN the case of high intrinsic reliability and good breakdown chracteristics on polysilicon, confirmed that tungsten polycide layer is a better reliabilify properities than polysilicon layer. Also, hole trap is detected on the polysilicon structure meanwhile electron trap is detected on polycide structure. In the case of electron trap, the WSi$_{2}$ layer is larger interface trap genration than polysilicon on large POCL$_{3}$ doping time and high POCL$_{3}$ doping temperature condition. WSi$_{2}$ layer's leakage current is less than 1 order and dielectric strength is a larger than 2MV/cm.

  • PDF