• Electrical & Electronic Materials
• /
• v.10 no.9
• /
• pp.881-888
• /
• 1997

This study demonstrats the profiles of phosphorus ions in silicon by MeV implantation(1∼3 MeV). Implanted profiles could be measured by SIMS(Cameca 4f) and compared with simulation results(TRIM program and analytical description method only using on Pearson function). The experimental result in the peak concentration region has a little bit deviation from simulation data. By RBS and Channeling measurements the defect distribution of implanted samples could be measured and spectrum are calibrated depth with RUMP simulation By XTEM measurement the thickness of defect zone also could be measured. Finally thermal annealing for the electrical activation of implanted ions carried out by RTA(rapid thermal annealing). The concentration-depth profiles after heat treatment was measured by SR(spreading resistance)-method.

• ETRI Journal
• /
• v.13 no.4
• /
• pp.58-69
• /
• 1991

고집적회로에서 A1 금속공정의 diffusion barrier로 널리 사용되는 titanium nitride의 성질을 조사하였다. 실제 회로 구조의 열적 안정성을 관찰하기 위하여 준비된 TiN/Ti다층 barrier를 $600^{\circ}C$까지 열처리하여 x-ray photoelectron spectroscopy (XPS), cross-sectional transmission electron microscopy(XTEM) 등으로 분석하였다. 열처리 온도가 증가됨에 따라 oxygen은 TiN 층의 표면과 pure-Ti 층에 pile up 된다. TiN 층의 표면에서는 $600^{\circ}C$열처리시 TiN이 분해되어 완전히 $TiO_2$가 형성되며, TiN 층 내에서는 oxygen 함량은 열처리 온도의 증가에 따라 커지고 이때 형성되는 Ti-oxide는 $TiO_2$ 보다 TiO, $Ti_2$$O_3$ 상태로 존재하게 된다. Pure-Ti 층은 열처리시 두개의 층으로 나누어 지는 데, 표면에서 침투하는 oxygen과 pure-Ti이 반응하여 Ti-oxide 층이 생기며 실리콘 기판과의 반응으로 Ti-silicide를 형성한다. $600^{\circ}C$에서 모든 Ti 층이 반응으로 소모되고 열적 stress, Ti-silicide의 grain growth, oxygen의 침입으로 TiN 층에 blistering이 발생한다.

• Journal of the Korean Vacuum Society
• /
• v.4 no.S2
• /
• pp.69-74
• /
• 1995

The effects of TCA incorporation during annealing process on the SIMOX quality is studied. Silicon wafers are implanted with heavy dose of oxygen ions, and are annealed at $1300^{\circ}C$ for 4 hours. The annealing process is splitted into three conditions due to some differences of low temperature preliminary annealing step which are without pre-annealing step. The specimens are analyzed by several methods, such as AES, XTEM, and TRXFA. TCA incorporation during pre-annealing step is effective in dislocation density reduction and heavy metal content reduction.

• Korean Journal of Materials Research
• /
• v.6 no.7
• /
• pp.733-741
• /
• 1996

In this study MeV Si self ion implantations were done to reveal the intrinsic behavior of defect formation by excluding the possibility of chemical interactions between substrate atoms and dopant ones. Self implantations were conducted using Tandem Accelerator with energy ranges from 1 to 3 MeV. Defect formation by high energy ion implantation has a significant characteristics in that the lattice damage is concentrated near Rp and isolated from the surface. In order to investigate the energy dependence on defect formation, implantation energies were varied from 1 to 3 MeV under a constant dose of $1{\times}10^{15}/cm^2$. RBS channe!ed spectra showed that the depth at which as-implanted damaged layer formed increases as energy increases and that near surface region maintains better crystallinity as energy increases. Cross sectional TEM results agree well with RBS ones. In a TEM image as-implanted damaged layer appears as a dark band, where secondary defects are formed upon annealing. In the case of 2 MeV $Si^+$ self implantation a critical dose for the secondary defect formation was found to be between $3{\times}10^{14}/cm^24$ and $5{\times}10^{14}/cm^2$. Upon annealing the upper layer of the dark band was removed while the bottom part of the dark band did not move. The observed defect behavior by TEM was interpreted by Monte Carlo computer simulations using TRIM-code. SIMS analyses indicated that the secondary defect formed after annealing gettered oxygen impurities existed in silicon.

• Korean Journal of Materials Research
• /
• v.11 no.7
• /
• pp.615-621
• /
• 2001

We carried out the kinetic model calculations in order to estimate the nucleation rates for two kinds of half-loop dislocations in highly strained hetero-epitaxial growths; $60^{\circ}$dislocations and twinning dislocations. The surface defects and the stress concentration effects were considered in this model, and the remaining elastic strain of the epilayers with increasing film thickness was taken into account by using the modified Matthews' relation. The calculations showed that the stress concentration effect at surface imperfections is very important for describing the defect generation in highly mismatched epitaxial growth. This work also showed that the stress concentration effect determined the type of dislocation nucleating dominantly at early growth stages in accordance with our XTEM (cross-section transmission electron microscopy) defect observation.

• Journal of the Korean Vacuum Society
• /
• v.2 no.4
• /
• pp.501-506
• /
• 1993

The spatial potential distribution of electron cyclotron resonance plasma is measured as a function of tehsubstrate DC bias by Langmuir probe method. It is observed that the substrate DC bias changes the slope of the plasma potential near the subsrate, resulting in changes in flux and energy of the impinging ions across plasma $_strate boundary along themagnetric field. The effect of the substrate DC bias on the low-temperature silicon homoepitaxy (below $560^{\circ}C$) is examine dby in situ reflection high energy electron diffraction (RHEED), cross-section transmission electron microscopy (XTEM),plan-view TEM and high resolution transmision electron microscopy(HRTEM). While the polycrystalline silicon layers are grow withnegative substrate biases, the single crystaline silicon layers are grown with negative substrate biases, the singel crystalline silicon layers are grown with positive substrate biases. As the substrate bias changes form negative to positive values, the growth rate decreases. It is concluded that the control of the ion energy during plasma deposition is very important in silicon epitaxy at low temperatures below $560^{\circ}C$ by UHV-ECRCVD.VD.

• Journal of the Korean Vacuum Society
• /
• v.4 no.1
• /
• pp.51-59
• /
• 1995

(001)방향 GaAs 기판과 Si/Co 박막의 계면반응 및 상평형에 관한 연구를 300-$700^{\circ}C$ 열처리 구간에서 행하였다. 반응에 의한 상전이 과정은 glancing angle X-ray diffraction(GXRD), Auger electron spectroscopy(AES) 및 cross-sectional transmission electron microscopy(GXRD), Auger electron spectroscopy(AES) 및 corss-sectional transmission electron microscopy(XTEM)을 이용하여 분석하였다. Si/Co/GaAs계의 계면반응에서 Co는 $380^{\circ}C$에서 GaAs 기판 및 Si와 반응하여 Co2GaAs과 Co2Si상을 형성하였다. $420^{\circ}C$에서 열처리 후, Co층은 모두 소모되었으며 단면구조는 Si/CoSi/CoGa(CoAs)/Co2GaAs/GaAs으로 전이되었다. $460^{\circ}C$까지 온도를 올려 계속적인 반응을 일으키면 CoGa와 CoAs이 분해되면서 CoSi가 성장하였고, $600^{\circ}C$에서는 Co2GaAs마저 분해되고 CoSi상이 성장하여 GaAs와 계면을 형성하였다. CoSi와 GaAs사이의 계면은 $700^{\circ}C$의 고온까지 안정하였으며 이러한 계면반응 결과는 계산에 의하여 구한 Si-Co-Ga-As 4원계 상태도로부터 이해될 수 있었다.

• Journal of the Korean Institute of Telematics and Electronics D
• /
• v.34D no.1
• /
• pp.23-29
• /
• 1997

Effects of Co thickness on the formation of epitaxial $CoSi_2$ from the Co/Ti bilayer have been investigated. Ti and Co were sequentially deposited with the Ti thickness fixed at 5 or 10nm, while the Co thickness was varied from 5 to 30nm. The metal-deposited samples were then rapidly thermal-annealed in $N_2$ at $900^{\circ}C$ for 20 sec. Material properties of $CoSi_2$ thin films were analyzed by the 4-point probe, XRD, AES, andXTEM. When the as-deposited Co thickness was below 15nm, the $CoSi_2$ with high resistivity and rough interface was formed. On the other hand, when the Co thickness was above 15 nm, the epitaxial $CoSi_2$ with the resistivity of about 16 ~ 19 $\mu\Omega.cm$, uniform composition and thickness and flat interface was formed. Initial Ti thickness has sizable effect on the formation of $CoSi_2$, when the Co layer was very thin (~ 5 nm). But there was no significant effect of the Ti thickness for the initial Co thickness of above 15 nm.

• Journal of the Korean Institute of Electrical and Electronic Material Engineers
• /
• v.27 no.11
• /
• pp.679-685
• /
• 2014

For the measurements of surface shape milled using FIB (focused ion beam), the silicon bulk, $Si_3N_4/Si$, and Al/Si samples are used and observed the shapes milled from different sputtering rates, incident angles of $Ga^+$ ions bombardment, beam current, and target material. These conditions also can be influenced the sputtering rate, raster image, and milled shape. The fundamental ion-solid interactions of FIB milling are discussed and explained using TRIM programs (SRIM, TC, and T-dyn). The damaged layers caused by bombarding of $Ga^+$ ions were observed on the surface of target materials. The simulated results were shown a little bit deviation with the experimental data due to relatively small sputtering rate on the sample surface. The simulation results showed about 10.6% tolerance from the measured data at 200 pA. On the other hand, the improved analytical model of damaged layer was matched well with experimental XTEM (cross-sectional transmission electron microscopy) data.

• Journal of the Korean Institute of Telematics and Electronics D
• /
• v.34D no.7
• /
• pp.56-61
• /
• 1997

I $n_{0.53}$G $a_{0.47}$As/I $n_{0.52}$A $l_{0.48}$As pseudomorphic high electron mobility transistor (P-HEMT) structures were grown on semi-insulating InP substrates by molecular beam epitzxy method. The hall effect measuremetn was used to measure the electrical properties and the photoluminescence (PL) measurement was used to measure the electrical properties and the photoluminescence(PL) measurement for optical propety. By the cross-sectional transmission electron microscopy (XTEM) investigation of the V and X shape defects including slip with angle of 60.deg. C and 120.deg. C to surface in the sampel, the defects formation mecahnism in the I $n_{0.52}$A $l_{0.48}$As epilayers on InP substrates could be explained with the different thermal expansion coefficients between I $n_{0.52}$A $l_{0.48}$As epilayers and InP substrate.d InP substrate.