• Transactions of the Korean Society of Machine Tool Engineers
• /
• v.16 no.5
• /
• pp.90-95
• /
• 2007

Single side final polishing is a very important role to stabilize a wafer finally before the device process on the wafer is executed. In this study, the machining variables, such as pressure, machining time, and the velocity of pad table were adopted. These parameters have the major influence on the characteristics of wafer polishing. We investigated the surface roughness changing these variables to find the optimal polishing condition. Pad, slurry, slurry quantity, and oscillation distance were set to the fixed variables. In order to reduce defects and find a stable machining condition, a hall sensor was used on the polishing process. AE sensor was attached to the polishing machine to verify optimal condition. Applying data analysis of the sensor signal, experiments were performed. We can get better surface roughness from loading the quasi static force and improving wafer-holding method.

• Proceedings of the Korean Society of Precision Engineering Conference
• /
• 2001.04a
• /
• pp.1068-1071
• /
• 2001

Recently, the minimum line width shows a tendancy to decrease and the multi-level to increase in semiconductor. Therefore, a planarization technique is needed, which chemical polishing(CMP) is considered as one of the most important process. CMP accomplishes a high polishing performance and a global planarization of high quality. But there are several defects in CMP such as microscratches, abrasive contaminations, and non-uniformity of polished wafer edges. Spin Etching can improve the defects of CMP. It uses abrasive-free chemical solution instead of slurry. Wafer rotates and chemical solution is simultaneously dispensed on a whole surface of the wafer. Thereby chemical reaction is occurred on the surface of wafer, material is removed. On this study, TEOS film is removed by CMP and Spin Etching, the results are estimated at a viewpoint of material removal rate(MRR) and within wafer non-uniformity(WIWNU).

• Transactions of the Korean Society of Machine Tool Engineers
• /
• v.17 no.1
• /
• pp.21-28
• /
• 2008

The final polishing process is based on slurry, pad, conditioner, equipment. Therefore, the concept of wafer final polishing is also necessary for repeatability of results between polished wafers. In this study, the machining conditions have a pressure, table speed, machining time and slurry ratio. This research investigated the surface characteristics that apply variable machining conditions and response surface methodology was used to obtain more flexible and optimumal condition base on Taguchi method. On the base of estimated response surface curvature from the equation and results of Taguchi method, combined design of experiment was considered to lead to optimumal condition. Finally, polished wafer was obtained mirror like surface.

• Journal of Digital Contents Society
• /
• v.3 no.1
• /
• pp.113-122
• /
• 2002

The flatness of a silicon wafer concerned with ULSI chip is one of the most critical parameters ensuring high yield of wafers. The polishing process that measures and controls the flatness of a silicon wafer is one of the important process in various processes for production silicon wafer, which are still being done today by manual. But engineers in polishing process are requested to have many experiences and to check silicon wafers one by one. In this paper, we propose an algorithm used interpolation that estimates wafer's shape and sorts wafers automatically, then we can control the flatness of wafers in polishing process by automatic system.

• Journal of the Korean Society of Manufacturing Process Engineers
• /
• v.10 no.6
• /
• pp.146-151
• /
• 2011

Wax spin coating is a part of several wafer handling processes in the silicon wafer polishing station. It is important to ensure the wax layer free of contamination to achieve the high degree of planarization on wafers after wafer polishing. Three-dimensional air flow characteristics in a wax spin coater are numerically investigated using computational fluid dynamics techniques. When the bottom of the wax spin coater is closed, there exists a significant recirculation zone over the rotating ceramic block. This recirculation zone can be the source of wax layer contamination at any rotational speed and should be avoided to maintain high wafer polishing quality. Thus, four air suction ducts are installed at the bottom of the wax spin coater in order to control the air flow pattern over the ceramic block. Present computational results show that the air suction from the bottom is quite an effective method to remove or minimize the recirculation zone over the ceramic block and the wax coating layer.

• Proceedings of the Korean Society of Precision Engineering Conference
• /
• 2007.06a
• /
• pp.747-748
• /
• 2007

• Proceedings of the Korean Society of Precision Engineering Conference
• /
• 2007.06a
• /
• pp.751-752
• /
• 2007

• Proceedings of the Korean Society of Precision Engineering Conference
• /
• 1997.10a
• /
• pp.935-938
• /
• 1997

Recently, the minimum line width shows a tendency to decrease and the multi-level increase in semiconductor. Therefore, a planarization technique is needed and chemical mechanical polishing(CMP) is considered as one of the most suitable process. CMP accomplishes a high polishing performance and a global planarization of high quality. But there are several defects in CMP such as micro-scratches, abrasive contaminations, and non-uniformity of polished wafer edges. Wet etching include of Spin-etching can improve he defects of CMP. It uses abrasive-free chemical solution instead of slurry. On this study, ILD(INterlayer-Dielectric) was removed by CMP and wet-etching methods in order to investigate the superiority of wet etching mechanism. In the thin film wafer, the results were evaluated at a viewpoint of material removal rate(MRR) and within wafer non-uniformity(WIWNU). And pattern step height was also compared for planarization characteristics of the patterned wafer.

• Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
• /
• 1999.05a
• /
• pp.211-213
• /
• 1999

In this paper, we documented the controlling oxide removal amount on the pattern wafer using removal rate and removal thickness of blanket wafer. There was the strong correlation relationship for both(correlation factor:0.7109). So, we could confirm the repeatability as applying for STI CMP process from the obtained linear formular. As the result of repeatability test, the difference of calculated polishing time and actual polishing time was 3.48 seconds based on total 50 lots. If this time is converted into the thickness, it is from 104$\AA$ to 167$\AA$. It is possible to be ignored because it is under the process margin.

• Journal of the Korean Society for Precision Engineering
• /
• v.17 no.1
• /
• pp.179-184
• /
• 2000

Chemical Mechanical Polishing (CMP) refers to a material removal process done by rubbing a work piece against a polishing pad under load in the presence of chemically active and abrasive containing slurry. CMP process is a combination of chemical dissolution and mechanical action. The mechanical action of CMP involves hydrodynamic behavior. The liquid slurry is trapped between the work piece and pad forming a hydrodynamic film. For the first step to understand material removal mechanism of the CMP process, the hydrodynamic analysis is done with semiconductor wafer. Three-dimensional Reynolds equation is applied to get pressure distribution of the slurry film. Shear stress distributions on the wafer surface are also analyzed