• 유공압시스템학회논문집
• /
• 제6권2호
• /
• pp.14-21
• /
• 2009

The typical hydraulic hoisting system of the rack-bar type sluice gate is composed of a hydraulic supply unit using an uni-directional pump, a direction control valve, a hydraulic motor, a counter balance valve, and flow control valves. Here, the hydrostatic transmission is applied to the hoisting system of rack-bar type sluice gate to simplify the operation of gate such that the upward and downward direction of gate is simply controlled by the direction of pump rotation. The new hydraulic hoisting system is composed of a bi-directional pump, a hydraulic motor, two counter balance valves, two check valves, two pilot-operated check valves, two relief valves and a shuttle valve. The characteristics of a suggested system are analyzed by computer simulations.

• 유공압시스템학회논문집
• /
• 제7권4호
• /
• pp.15-22
• /
• 2010

The typical hydraulic hoisting system of the rack-bar type sluice gate is composed of a hydraulic supply unit using an uni-directional pump, a direction control valve, a hydraulic motor, a counter balance valve, and flow control valves. Here, the hydrostatic transmission is applied to the hoisting system of rack-bar type sluice gate to simplify the operation of gate such that the upward and downward direction of gate is simply controlled by the direction of pump rotation. The new hydraulic hoisting system is composed of a bi-directional pump, a hydraulic motor, a counter balance valve, two check valves, two pilot-operated check valves, two relief valves and a shuttle valve. The characteristics of a suggested system are analyzed by computer simulations and experiments.

• 유공압시스템학회:학술대회논문집
• /
• 유공압시스템학회 2010년도 춘계학술대회
• /
• pp.86-92
• /
• 2010

The typical hydraulic hoisting system of the rack-bar type sluice gate is composed of a hydraulic supply unit using an uni-directional pump, a direction control valve, a hydraulic motor, a counter balance valve, and flow control valves. Here, the hydrostatic transmission is applied to the hoisting system of rack-bar type sluice gate to simplify the operation of gate such that the upward and downward direction of gate is simply controlled by the direction of pump rotation. The new hydraulic hoisting system is composed of a bi-directional pump, a hydraulic motor, a counter balance valve, two check valves, two pilot-operated check valves, two relief valves and a shuttle valve. The characteristics of a suggested system are analyzed by computer simulations and experiments.

• 대한전자공학회:학술대회논문집
• /
• 대한전자공학회 2008년도 하계종합학술대회
• /
• pp.467-468
• /
• 2008

In this paper, a logic family, the transmission gate CMOS(TG CMOS) is proposed, which combines the transmission gate and pass transistor resulting in a different configuration from traditional full CMOS. In the simulation, basic cells comprising this logic are designed and their dynamic responses are analyzed. The simulation shows their performance is exceeding that of conventional full CMOS.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 2005년도 제36회 하계학술대회 논문집 A
• /
• pp.861-863
• /
• 2005

LMP based congestion management method is suggested as an effective tool, because network congestion can be handled by energy price. It is now being widely used in the North American Electricity Markets. Among them, FGR(Flow-gate rights) is considered to be appropriate for our system, as power flow through the congested line is unidirectional and congestion occurs in the known place. In the CBP market, hedging through transmission right is not necessary even though location pricing system is adopted, because there are no risks in the energy price. Rut, transmission rights should be adopted in the advanced market. Key issue when implementing FGR is how to decide transmission right issuance quantify. This paper deals with a method to decide transmission right issuance quantity by using power. Transfer Distribution Factor(PTDF).

• Journal of Electrical Engineering and Technology
• /
• 제6권6호
• /
• pp.824-828
• /
• 2011

Transmission line analysis of the surface a cumulation layer in injection-enhanced gate transistor (IEGT) is presented for the first time, based on per-unit-length resistance and conductance of the surface layer beneath the gate of IEGT. Lateral electric field on the accumulation layer surface, as well as the electron current injected into the accumulation layer, is governed by the well-known wave equation, and decreases as an exponential function of the lateral distance from the cathode. Unit-length resistance and conductance of the layer are expressed in terms of the device parameters and the applied gate voltage. Results obtained from the experiments are consistent with the numerical simulations.

• 한국전기전자재료학회:학술대회논문집
• /
• 한국전기전자재료학회 1999년도 춘계학술대회 논문집
• /
• pp.21-25
• /
• 1999

In order to remove minority carries of the base region at changing signal in conventional bipolar logic circuit, we made transistor which is composed of NPN transistor shortened buried layer under the Base region, PNP transistor which is merged in base, epi layer and substrate. Also the Ring-Oscillator for measuring transmission time-delay per gate was designed as well. In the result, we get amplitude of logic voltage of 200mV, the minimum of transmission delay-time of 211nS, and the minimum of transmission delay-time per gate of 7.26ns in AC characteristic output of Ring-Oscillator connected Gate.

• 한국정보통신학회:학술대회논문집
• /
• 한국해양정보통신학회 1999년도 춘계종합학술대회
• /
• pp.415-419
• /
• 1999

Many bipolar logic circuit of conventional occurred problem of speed delay according to deep saturation state of vertical NPN Transistor. In order to remove minority carries of the base region at changing signal in conventional bipolar logic circuit, we made transistor which is composed of NPN transistor shortened buried layer under the Base region, PNP transistor which is merged in base, epi layer and substrate. Also the Ring-Oscillator for measuring transmission time-delay per gate was designed as well. The structure of Gate consists of the vertical NPN Transistor, substrate and Merged PNP Transistor. In the result, we fount that tarriers which are coming into intrinsic Base from Emitter and the portion of edge are relatively a lot, so those make Base currents a lot and Gain is low with a few of collector currents because of cutting the buried layer of collector of conventional junction area. Merged PNP Transistor's currents are low because Base width is wide and the difference of Emitter's density and Base's density is small. we get amplitude of logic voltage of 200mv, the minimum of transmission delay-time of 211nS, and the minimum of transmission delay-time per gate of 7.26nS in AC characteristic output of Ring-Oscillator connected Gate.

• 천문학회보
• /
• 제37권1호
• /
• pp.93.2-93.2
• /
• 2012

Point Spread Function (PSF) is one of the most important optical characteristics for describing the performance of a telescope. And a concept of subpixelization is inevitable in evaluating the undersampled PSF (Shin and Sakurai 2009). Then, the internal structure of Yohkoh SXT CCD pixel is not uniform: For the top half of pixel area, the X-ray should pass a so-called gate structure where the charges are transferred to an output amplifier. This gate structure shows energy-dependent sensitivity (Tsuneta et al. 1991). For example, for Al-K (8.34 A) X-ray emission, the transmission of the polysilicon gate is about 0.9. Also, for the peak coronal response of the SXT thin filters, around 17 angstrom (0.729 keV), the transmission of the gate is about 0.6, falling off sharply towards longer wavelengths. It should be noted that this spectrally dependent non-uniform response of each CCD pixel will certainly have a noticeable effect on the properties of the PSF at longer wavelengths. Therefore, especially for analyzing the undersampled PSF of low energy source, a careful consideration of non-uniform internal pixel structure is required in determining the shape of the PSF core. The details on the effect of gate structure will be introduced in our presentation.

• 한국전자통신학회논문지
• /
• 제12권2호
• /
• pp.273-280
• /
• 2017

트랜지트터의 대용량 집적 기술이 발전함에 따라 다수의 CPU를 하나의 칩에 구현하게 되었으며, 시스템의 요구사항을 맞추기 위하여 클럭 주파수는 점점 더 빨라지고 있다. 그러나 클럭 주파수를 증가시키는 것은 클럭 동기화 같은 시스템의 오동작을 일으키는 문제들을 유발시킬 수 있으므로 디지털 칩 설계 시에 불안정 상태 문제를 피하는 것이 아주 중요하다. 본 논문에서는 80nm CMOS 공정으로 설계된 D-FF을 사용하여 온도, 전원, 전달 게이트의 크기에 따라 Hspice의 이분법을 사용하여 불안정상태 구간을 측정한다. 모의 실험 결과에서 불안정상태 구간은 온도와 전원 전압의 증가에 따라 조금 증가하였지만, 전달 게이트의 면적에 대해서는에 포물선 모양으로 비례하고 있으며, 전달 게이트의 P 형과 N 형 트랜지스터의 비율이 4:2 일 때 불안정상태 구간이 최소가 되는 것을 확인하였다.